ROYAL ST. GEORGE'S COLLEGE

ADVANCED COMPUTER ENGINEERING SCHOOL

AVR OPTIMIZATION



ACES IIIb takes our prospective engineers to the deepest accessible layer of the hardware architecture of the 8 bit AVR microcontroller family, specifically the ATmega328P and the ATtiny84. AVR's Register Level and Assembly Language Programming are explored.



ACE:

Course: ICS4U (ACES IIIb)

Year: 2022-2023

Instructor: C. D'Arcy

Photo: X. Chin's, Giant RGBW LED Matrix, Spring 2022

Video: <u>https://www.youtube.com/watch?v=KatHkq3PDNg</u>

ATmega328P/Arduino Quick Reference



Digital Pins 11,12 & 13 are used by the ICSP header for MISO, MOSI, SCK connections (Atmega168 pins 17,18 & 19). Avoid lowimpedance loads on these pins when using the ICSP header.

https://www.arduino.cc/en/Main/ArduinoBoardUno



Microcontroller	ATmega328P				
Operating Voltage	5V				
Input Voltage (recommended)	7-12V				
Input Voltage (limit)	6-20V				
Digital I/O Pins	14 (of which 6 provide PWM output)				
PWM Digital I/O Pins	6				
Analog Input Pins	6				
DC Current per I/O Pin	20 mA				
DC Current for 3.3V Pin	50 mA				
Flash Mamon	32 KB (ATmega328P)				
Plash Memory	of which 0.5 KB used by bootloader				
SRAM	2 KB (ATmega328P)				
EEPROM	1 KB (ATmega328P)				
Clock Speed	16 MHz				
Length	68.6 mm				
Width	53.4 mm				
Weight	25 g				

DESIGN ENGINEERING STUDIO ICS4U – AVR OPTIMIZATION





2022-2023 RSGC ACES

Dolgin Development Board: Parts List and Encasement



	PARTS TABLE	
#	DESCRIPTION	SUPPLIED.
1	AVR ATtiny84 MCU (Microchip)	S
1	IC Socket 14 Pin (CNC Tech)	S
1	USB MINI B Connector (Molex)	S
1	3 POS RA (kinked) Conn. Hdr (Molex)	S
2	1×8 Female Header (Sullins)	S
1	10 µF Electrolytic Capacitor (short)	S
1	1 µF Electrolytic Capacitor (short)	S
1	2.1 mm Power Jack (Schurter)	S
1	2×3 Shrouded ISP Header (Wurth)	S
1	Dolgin Development Platform Board V6 PCB	S
1	Dolgin Development Platform Case with Insets	S
4	5mm M3 Nylon Screws (McMaster-Carr)	S
1	LM7805 Voltage Regulator	Х
2	Power (Red) and GND (Black) hookup wire	X

Live Parts Links: <u>http://darcy.rsgc.on.ca/ACES/TEI4M/2021/DDPv6.html</u>



Table of Contents

ATMEGA328P/ARDUINO QUICK REFERENCE	I
ATTINY84/DDB QUICK REFERENCE	
DOLGIN DEVELOPMENT BOARD: PARTS LIST AND ENCASEMENT	IV
RSGC ACES ATTINY84 BREADBOARD DEVELOPMENT PLATFORM	IX
SELECTION OF RECENT ICS4U ISPS	X
0 INTRODUCTION	1
0.0 Register-Level (RLP) and Assembly Language (ALP) Programming?	1
0.1 Embedded Systems: Eliminating the Middle Man	2
0.2 DOLGIN DEVELOPMENT PLATFORM	
0 3 Bit Coding Gymnastics	3
0 3 0 Setting a Bit	3
0.3.1 Clearing a Bit	3
0.3.2 Inverting a Bit	
1 AVR MEMORIES	4
	4
1.0 FLASH PROGRAM FLASH (PROGIVIEM)	4 F
	5
1.1.0 32 Private General Purpose (GP) Registers (0x00-0x1F)	5
1.1.1 64 I/O Registers (0x20-0x5F)	6
1.1.1.0 Digital I/O Registers (Ports) (PINx, DDRx, PORTx)	6
1.1.1.0.0 ATmega328P Digital I/O Registers (Ports)	6
1.1.1.0.1 ATtiny84 I/O Registers (Ports)	6
1.1.1.0.2 DDRx	
1.1.1.0.3 PORTX	
1.1.1.U.4 PINX	
1.1.1.2 Status Poniter (SPEC)	۵۵ ه
1.1.1.5 Status Register (SREG)	
1.1.2 IOU Exterided I/O Registers (0x00-0xFF)	10
1.1.3 SRAW (Heup and Stack) (0x??-RAWEND)	10
1.1.3.0 Heap	10
1.2.5.1 (System) Stack	
1.2 EEFROM	
2 INTERRUPTS	
	10
2.0 INTERNOLT VECTOR TABLE (IVT)	
2.0.0 A MILEYUSZOF IV I	13
2.1 AVOIDING CONFLICTS WITH THE IV I IN ASSEMBLY LANGUAGE	
2.1.0 Interrupt Priorities	14
2.2 Reset Interrupt	15
2.2.0 MCUSR (Reset) Register	15

DESIGN ENGINEERING STUDIO ICS4U – AVR Optimization

	45
2.2.1 Rotary Encoder on RSGC ACES Breakout Board	
2.3 EXTERNAL INTERRUPTS	
2.3.0 ATmega328P External Interrupt Registers	
2.3.1 ATtiny84 External Interrupt Registers	
2.4 PIN CHANGE INTERRUPTS	
2.4.0 ATmega328P Pin Change Interrupt Control Register	
2.4.1 ATtiny84 General Interrupt Mask Register	
2.4.2 ATtiny84 Pin Change Mask Registers	
3 TIMER/COUNTERS	
3.0 ATMEGA328P	
3.0.0 ATmega328P Timer/Counter0 Modes	
3.0.1 ATmega328P Timer/Counter1 Modes	
3.0.2 ATmega328P Timer/Counter2 Modes	
3.0.3 ATmega328P Pulse Width Modulation (PWM) with AnalogWrite()	20
3.0.3.0 Scope Trace of an AnalogWrite() PWM Waveform	
3.0.4 Atmega328P Timer/Counter1 Registers	21
3.0.5 Atmega328P Timer/Counter 1 Normal Mode 0	22
3.1 ATTINY84	23
3.1.0 ATtinv84 Timer/Counter0 Modes	
3.1.1 ATtinv84 Timer/Counter1 Modes	
3.1.2 ATtinv84 Pulse Width Modulation (PWM) with AnaloaWrite()	24
3.1.3 ATtiny84 Timer/Counter Registers	
3.2 ATTINY85 TIMER APPLICATION: FUNCTION GENERATOR	
3.3 Accessing 16-Bit Registers	
4 ADC: ANALOG TO DIGITAL CONVERSION	
	27
4.U ANALOG COMPARATOR	
4.1 DAC: DIGITAL TO ANALOG CONVERSION (DAC)	
4.2 SUCCESSIVE APPROXIMATION	
5 PREPARATIONS FOR AVR ASSEMBLY LANGUAGE PROGRAMMING (AALP)	
5.0 Development Preparations	30
5.0.0 Hardware: Atmel/Microchip AVR Microcontrollers	
5.0.0.0 Peripheral Integration	
5.0.1 Software Development Tools	31
5.0.1.0 Integrated Development Environment: Atmel Studio 7	
5.0.1.1 Operating System: Windows 10	
5.0.1.2 Programmer: Atmel ICE	
5.1 MICROCHIP'S ONLINE REFERENCE	35
5.2 New Atmel Studio Project	36
5.3 Your First Project: Blink	37
5.3.0 Simulator	37
5.3.1 Hardware	37
5.3.2 Software	
5.3.2.0 Source Code Appearance	
5.3.2.1 Assembly Source Code	

DESIGN ENGINEERING STUDIO ICS4U – AVR Optimization

	20
5.3.3 Debugging Blink.asm	
5.5 PERIPHERALS	
5.6 AVR CENTRAL PROCESSING UNIT (CPU)	
5.7 PACKAGE TYPES	
5.7.0 Digikey: Ordering	
5.7.1 Digikey: Schemelt	44
5.8 INTERESTING EXERCISES	45
5.8.0 Delay Calculator	45
5.8.1 Traffic Light	45
5.8.2 RGB LED	45
5.8.3 Questions	45
5.9 JUST BEFORE WE START: C	46
AALP: AVR ASSEMBLY LANGUAGE PROGRAMMING	
6.1 Assembly Code Organization	47
6.2 REUSABLE BUILDING BLOCKS	
6.3 BASIC INSTRUCTIONS BY FUNCTION	
6.3.0 Reaister Settina	
6 3 1 Conving	49
6 3 2 Adding	
6 3 3 Subtractina	50
6 3 4 Shift & Rotate	50
6 2 5 Bingry	51
6.2.6 Dit Manipulation	
6.3.7 Compare	
6.3.7 Compare	
6.3.8 Jump: Unconditional	
6.3.9 Skip: Conditional	
6.3.10 Branch Instructions	52
6.4 Signed Representation of Numbers	53
6.4.0 Two's Complement	53
6.5 Expressions	54
6.5.0 Operators	54
6.5.1 Expression Separation Functions	55
6.6 VARIABLES	56
6.6.0 Variable Use in SRAM	56
6.6.1 Variable Use in Program Flash and EEPROM	56
6.6.1.0 .DB	57
6.6.1.1 .DW	57
6.6.1.2 .DD	57
6.6.1.3 .DQ	57
6.6.1.4 Example: Variable in Flash	
6.6.1.4.0 Questions	
6.7 Arrays	59
6.7.0 C Array Example	59
6.7.0.0 Comments and Observations from C Array Example	59

DESIGN ENGINEERING STUDIO ICS4U – AVR Optimization

6.7.1 Data Indirect Addressing Modes	60
6.7.2 Assembly Example	61
2.7.2.0 Comments and Observations from Assembly Array Example	
6.8 IFTHENELSE	62
6.9 LOOP	63
6.9.0 for Loop	63
7 AALP: ARITHMETIC AND MATHEMATICS	64
7.0 TERMINOLOGY: OVERFLOW AND UNDERFLOW	64
7.1 Adding or Subtracting One from a Register	65
7.2 MULTIPLYING AND DIVIDING A SINGLE BYTE BY A POWER OF 2	65
7.2.0 Multiplying a Single Byte by a Power of 2	65
7.2.1 Dividing Two-Byte (Word) Dividend by a Power of 2	66
7.3 Вуте Arithmetic	67
7.3.0 Byte Addition with Overflow (Carry Flag)	67
7.3.1 Byte Subtraction with Underflow (Carry Flag)	67
7.3.2 Unsigned Byte Multiplication with the MUL Instruction	68
7.3.3 Signed Byte Multiplication with the MULS Instruction	68
7.3.4 Byte Division	68
7.4 ARITHMETIC WITH MULTI-BYTE OPERANDS	69
7.4.0 Two Dedicated Word Instructions: ADIW and SBIW	69
3.4.1 Preparing Multi-Byte Operands	70
3.4.1.0 Applicable Byte Functions	70
3.4.2 Adding Two Words	70
3.4.3 Subtracting Two Double Words	71
3.4.4 Multiplying two Words with the MUL Instruction	72
8 AALP: AVR ASSEMBLY LANGUAGE PROGRAMMING WITHIN THE ARDUINO IDE	73
8.0 Inline Assembly	73
8.0.0 Blink	73
8.0.1 Blink Without Delay	74
8.1 Pure Assembly	76
8.1.0 Blink	76
APPENDICES	77
A DEVELOPMENT ENVIRONMENTS	77
A.0 INTEGRATED	77
A.0.0 Arduino IDE	77
A.0.1 ATMEL Studio 7 (Windows)	
A.0.2 Crosspack (Mac)	78
A.0.3 Atom and PlatformIO (Cross-Platform)	78
A.0.4 WinAVR (Windows)	78
A.0.5 AVR-Eclipse	78
A.1 STANDALONE	79
A.1.0 TextMate (Mac)	79
A.1.1 Notepad++(Windows)	79

Royal St. George's College Advanced Computer Engineering School	Design Engineering Studio ICS4U – AVR Optimization
A.1.2 Programmers Notepad (Windows)	
B SOFTWARE: GNU TOOLCHAIN	
B.0 GCC	80
B.1 GNU BINUTILS	80
B.1.0 avr-as	
B.1.1 avr-ld	81
B.2 AVR-LIBC	81
B.3 Building Software	81
B.4 AVRDUDE	81
C AVR ASSEMBLY REFERENCE	82
C.0 STATUS REGISTER (FLAGS), REGISTER AND INSTRUCTION OPERANDS	82
C.1 PROGRAM AND ADDRESSING MODES	
C.2 REGISTER (GP, I/O & EXTENDED I/O) SUMMARY	
C.3 FREQUENTLY USED AVR-AS DIRECTIVES	82
C.4 INTERRUPT VECTOR TABLE	82
C.5 INSTRUCTION SET	83
C.5.0 Summary of Instructions	83
C.5.1 Detailed Instruction Set	

RSGC ACES ATtiny84 Breadboard Development Platform



Selection of Recent ICS4U ISPs

Seb Atkinson: Dolgin/Atkinson Dev Board v8 https://www.youtube.com/watch?v=SYQoG84IRUQ



Adam Goldman: Smart Soap Dispenser

https://www.youtube.com/watch?v=3JjT-ef_25w



Jackon Shibley: Rocket Guidance System

https://www.youtube.com/watch?v=Jd08QXdUqzw



Jasper Schaffer: Rubik's Cube Solver

https://www.youtube.com/watch?v=hqTbJypHeqQ



Ethan McAuliffe: Photophone https://www.youtube.com/watch?v=s8sXL5Ja8Gs



Ethan Peterson: Flex Equalizer
http://portfolio.petetech.net/flex-equalizer/



0 Introduction

Our second course within the ACES program, ICS3U, focuses largely on an introduction to various interfacing techniques and devices under monitoring and control of an AVR microcontroller. On the hardware side, the Arduino UNO offers beginners easy access to the ports and peripherals of the ATmega328P. On the software side, the Arduino IDE offered programmers an enhanced subset of ANSI C which can reasonably be referred to as Arduino C. Your own code, coupled with open source, off-the-shelf component libraries, formed the basis of your programs or *sketches* as they're referred to.

Our third course, ICS4U, takes engineering-minded Georgians behind the curtain, down to the lower levels of hardware and software concepts where the efficiencies and optimization of embedded systems are best achieved. To support your studies in this course you may wish to take a quick scan of the video tutorial offerings Vegard Wollan, co-inventor of AVR, provides on his YouTube Channel,

https://www.youtube.com/playlist?list=PLtQdQmNK_0DQgr3A3C6AEHp6DggewClmM

0.0 Register-Level (RLP) and Assembly Language (ALP) Programming?

My preferred reasons for introducing you to this curriculum are that it elevates you to an unparalleled level of embedded software competency. There's (almost) nothing between you and the CPU that is executing your code and, finally, this knowledge will give you a head start on your university courses and advantage in your internship interviews.

Here's the justification in a frame from an informative online slide show.



https://www.slideshare.net/rsamurti/l10-assemblylanguageprogrammingofatmega328-p

0.1 Embedded Systems: Eliminating the Middle Man

Like most things in life, coding involves tradeoffs. The high-level C, Java, or Python programmers get to express themselves in an English-like language with little to no regard for the underlying hardware that the code will be executed on. This mindset ranges anywhere from a missed opportunity to an outright problem for the *Embedded Systems* engineer.

Consider the ubiquitous Blink sketch in C that highlevel coders are quite familiar with.



Now, here's a low-level assembly language view of the same Blink sketch that is actually flashed into your MCU,

DDRB	= 1< <pb5< th=""><th></th></pb5<>	
00000040	SBI 0x04	5 Set bit in I/O register
F	PORTB ^= 1	<pb5;< th=""></pb5;<>
00000041	LDI R25,0	x20 Load immediate
No so	ource file	
00000042	IN R24,0	05 In from I/O location
00000043	EOR R24,	25 Exclusive OR
00000044	OUT 0x05	R24 Out to I/O location
c:\pr	rogram file	s (x86)\atmel\atmel toolchain\avr8 gcc\native\3.4.1061\avr8-gnu-toolchain\avr\include\util/delay.h
bui	iltin_avr_o	elay_cycles(ticks_dc);
00000045	SER R18	Set Register
00000046	LDI R19,0	xD3 Load immediate
00000047	LDI R24,0	x30 Load immediate
00000048	SUBI R18	0x01 Subtract immediate
00000049	SBCI R19	0x00 Subtract immediate with carry
0000004A	SBCI R24	0x00 Subtract immediate with carry
0000004B	BRNE PC-0	x03 Branch if not equal
0000004C	RJMP PC+0	x0001 Relative jump
0000004D	NOP	No operation
0000004E	RJMP PC-6	x000C Relative jump

This **Disassembler** view is available within your new IDE, Atmel Studio, while engaging a debugging session (Debug > Window > Disassembler)

As can be seen, the compiler translates each high-level statement into **one or more** assembly language instructions. Generic comments are even added for your convenience.

The opportunity for the embedded systems programmer is to make this even more efficient.

Teaching you how to code in assembly language is one of the goals of this final ACES course. In doing so, we eliminate the compiler and all the assumptions it makes about your high-level intentions to ensure what is flashed into your MCU is the most efficient code achievable.

0.2 Dolgin Development Platform



0.3 Bit Coding Gymnastics

One difference between a painter and an artist may very well be the size of the brush. So, too, does the beginning coder use the broad coding strokes that may accomplish the intended task but often results in collateral damage (aka *side effects*) and performance inefficiency. Setting, clearing or inverting a single, or group of, bits is an example of the fine brush strokes the register-level or assembly-level programmer is frequently required to do. Use of the bitwise operators (not-~, and-&, or-|, and xor-^) are brought to bear. Register-level examples of these tasks appear below.

0.3.0 Setting a Bit

Setting a bit means making it 1. The example below is a register-level improvement on pinMode (13, OUTPUT); for the ATmega328P,

```
PORTB |= 1<<PB5;
```

0.3.1 Clearing a Bit

Clearing a bit means making it 0. The example below is a register-level improvement on digitalWrite(7, LOW); for the ATmega328P,

```
PORTD &= \sim (1 << PD7);
```

0.3.2 Inverting a Bit

Inverting (aka *complementing*) a bit means switching it from 0 to 1 or vice versa. The example below is a register-level approach to inverting the I/O state of digital pin 13 for the ATmega328P,

```
PORTB ^= 1<<PB5;
```

1 AVR Memories

The AVR family of microcontrollers uses a modified Harvard Architecture (*instructions and data in separate areas*) which uses 3 types of memory: Flash, SRAM and onboard EEPROM.





1.0 Flash Program Flash (ProgMem)

Flash is **non-volatile** memory, which means it persists when power is removed. Its purpose is to hold instructions that the microcontroller executes. The amount of flash can range from 512 bytes on an ATtiny to 384K on an ATxmega384A1.

1.1 Static RAM (SRAM)

ATmega328P

SRAM (Data Memory) is **volatile** memory that stores the runtime state of the program being executed. The amount of RAM can range from 32 bytes on an ATtiny28L to 32KB on an ATxmega384A1. In many AVR microcontrollers RAM is split into 4 subsections: General Purpose Registers, General Purpose I/O Registers, Extended I/O Registers, and Internal RAM. AVR microcontrollers have RAM on-chip but some AVRs (e.g. ATmega128) can use external RAM modules.

Ahead. Given there is considerably more space available in Flash Program Memory that either SRAM or EEPROM, C allows programmers to place data in the former when the latter is full. Certain steps must be undertaken to do so but it is easily doable. We'll discuss this technique later in the course.



1.1.0 32 Private General Purpose (GP) Registers (0x00-0x1F)

The lowest 32 bytes of the AVR SRAM ($0 \times 00 - 0 \times 1F$) are mapped to the CPU for its efficient manipulation of data in support of assembly language instructions. These are referred to as the MCU's *private*, *general purpose* registers and are consistent throughout the *mega* and *tiny* families. As far as I know these locations are inaccessible to the register-level programmer.

1.1.1 64 I/O Registers (0x20-0x5F)

Located above the GP Registers, within the AVR's SRAM, lies a block of 64 bytes (0x20-0x5F) referred to as the I/O Register Space. The digital I/O Registers (aka Ports) are mapped to this area and, understandably, vary within the MCU families depending on their offerings. There are some consistencies maintained for compatibility.

1.1.1.0 Digital I/O Registers (Ports) (PINx, DDRx, PORTx)

IO Ports are the most common vehicle for your AVR to interface with real world. Each of the 328P and 84 digital pin numbers your code referenced in ICS3U are available for your review in the Quick Reference Guides inside the front cover of this workbook. Control over each digital pin number is accomplished through bit manipulation within three registers as shown below.

1.1.1.0.0 ATmega328P Digital I/O Registers (Ports)

A subset of the digital I/O addresses for the ATmega328P appears below.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	_	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	92
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	92
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	92
0x08 (0x28)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	91
0x07 (0x27)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	91
0x06 (0x26)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	92
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	91
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	91
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	91
0x02 (0x22)	Reserved	-					_	-	-	
0x01 (0x21)	Reserved	-		ATme	1a328l	D	-	-	-	
0x0 (0x20)	Reserved	-		(THIC)	J uozoi		-	-	-	

http://mail.rsgc.on.ca/~cdarcy/Datasheets/RegisterSummary.pdf

1.1.1.0.1 ATtiny84 I/O Registers (Ports)

A subset of the I/O addresses for the ATtiny84 appears below.

http://mail.rsgc.on.ca/~cdarcy/Datasheets/ATtiny84Registers.pdf

0x1B (0x3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0
0x1A (0x3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0
0x19 (0x39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINAO
0x18 (0x38)	PORTB					PORTB3	PORTB2	PORTB1	PORTB0
0x17 (0x37)	DDRB]	ATti	nv84		DDB3	DDB2	DDB1	DDB0
0x16 (0x36)	PINB	1		,		PINB3	PINB2	PINB1	PINB0

Each Port has dedicated set of 3 registers mapped to it that are manipulated by your code to control the flow of data between the AVR and its external circuitry. The registers (aka ports) are the Data Direction Register (**DDRx**), and Output Register (**PORTx**) and Input Register (**PINx**), where **x** is replaced with an MCU-specific uppercase letter.



By virtue of its 8-bit width, each Port can govern to eight pins on the AVR. For example, the 8-bit register PORTD, on the ATmega328P is responsible for managing the behaviour of pins PD0 through PD7. One bit in each of the three PORTD registers is dedicated to each pin. A quick glance at the pinout diagram of the ATmega328P a few pages later reveals that PD0 is actually pin 2 on the chip. This pin maps to digital pin 0 on the Arduino UNO. A second look at the pinout diagram reveals other interesting details. There is no PORTA on this chip and PORTC only has seven active pins (PC0-PC6). All of these details can be reviewing the snapshot of the Register Summary on presented earlier on page 5.

Many of the high-level Arduino C instructions you used last year manipulate the bits in these ports in some way. For example, the pinMode (pin, mode) instruction, first determined the PORT pin that as mapped to the Arduino pin you were attempting to manipulate before clearing (INPUT) or setting (OUTPUT) the corresponding bit in the PORTs DDR register.

PORT	High-Level Arduino C	Register Level
DDRx	<pre>pinMode(13,OUTPUT);</pre>	DDRB = 1<<5;
PORTx	<pre>digitalWrite(13, LOW);</pre>	PORTB &= 1<<5;
PINx	<pre>uint8_t res = digitalRead(13);</pre>	uint8_t res = PINB &(1<<5)?1:0;

1.1.1.0.2 DDRx

The value of the bits within a *Data Direction* Register defines the I/O direction of the corresponding digital pin: 0 for Input, 1 for Output. This helps explain why Input is the default.

1.1.1.0.3 PORTx

The bits within a Port's *Output* Register define the voltage level for the corresponding digital pin: 0 for 0V, 1 for 5V.

1.1.1.0.4 PINx

The bits within a Port's *Input* Register define the voltage level read that appears on corresponding digital pin: 0 for 0V, 1 for 5V.

1.1.1.2 Stack Pointer (SPH and SPL)

The Stack is a (LIFO) data structure of significance that will be discussed thoroughly. Similar to the **SREG**, its use is essential for the correct execution of code. Not surprisingly then, the addresses of this *two*-byte register is tucked just under the **SREG** address. Again from the images above, the addresses are consistent between the 328P and 84. The Stack is an area of SRAM that expands and shrinks dynamically during execution. The *Stack Pointer* (**SP**) always holds the **address** of the top of the Stack. Initially, it is positioned at the highest address of available SRAM and



grows 'backwards' in the sense that as data or addresses are added to the Stack (pushed), the contents of the Stack Pointer, decreases. As data or addresses are removed from the Stack (popped), the contents of the Stack Pointer, increases.

An implication of the Stack's characteristics is the number of bits that must be reserved for the Stack Pointer. From the images above it is 10 for the 328P and 9 for the 84. The Stack Pointer then consists of two sub-registers, Stack Pointer High (**SPH**) and Stack Pointer Low (**SPL**).

1.1.1.3 Status Register (SREG)

Each of the hundred-plus AVR assembly language instructions has the ability to reflect the result of the operation through the setting of a set of 8 bits, referred to as *flags*. These flags are bundled together in a register known as the *Status Register* or **SREG**. So critical to the correct execution of code is the **SREG** that it is given a prominent address in SRAM at the top ($0 \times 5F$). This address is consistent between the ATmega328P and ATtiny84 MCUs.

0x3F (0x5F)	SREG	1	т	н	S	V	N	Z	С	10
0x3E (0x5E)	SPH	-	-	-	-	-	(SP10) ⁵ .	SP9	SP8	13
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SPO	13
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	Reserved	-	-	-	-	-	-	-	-	
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-		ATmore 220D				-	
0x38 (0x58)	Reserved	-	-		ATTIEgaszor				-	
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB)5.	SIGRD	(RWWSRE)5.	BLBSET	PGWRT	PGERS	SPMEN	278
		-								

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	1	T	Н	S	V	N	Z	C	Page 8
0x3E (0x5E)	SPH	-	-	-	-	-	-	SP9	SP8	Page 11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SPO	Page 11
0x3C (0x5C)	OCRoB			Timer/Counter0 – Output Compare Reg						Page 85
0x3B (0x5B)	GIMSK	-	INTO	PCIE1	PCIE0	-	-		-	Page 51
0x3A (0x5A	GIFR	-	INTEO	PCIF1	PCIFO	-	-	-	-	Page 52
0x39 (0x59)	TIMSKO	-		ATtiny84				OCIE0A	TOIE0	Page 85
0x38 (0x58)	TIFRO							OCF0A	TOVO	Page 85
0x3F (0x5F)	SREG	1	т	н	S	V	N	Z	С	10
0x3E (0x5E)	SPH	-	-	-	-	-	(SP10) 5.	SP9	SP8	13
0x3D (0x5D)	SPI	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	13

When an assembly language instruction completes execution, the results are reflected in the Status Register (SREG). Conditions that can be examined and registered include whether the result of a calculation was negative (N), or whether the result of an arithmetic operation overflowed the 8 bit destination register (V) In total, there are 8 'flags' that can potentially be affected. The manner in which the flags are affected is detailed for each instruction in the AVR Instruction Manual (a link appears at the top of our course page). The second-to-last column in the Instruction Set Summary indicates which flags are affected by each instruction, but not how.

Flag	Description
Ι	Global Interrupt Enable/Disable Flag
Т	Transfer bit used by BLD and BST instructions
Н	Half Carry Flag
S	N \oplus V, For signed tests
V	Two's complement overflow indicator
Ν	Negative Flag
Z	Zero Flag
С	Carry Flag

The purpose of leaving flags in certain state is so that next instruction can take appropriate action based on the result of its previous instruction. This is particularly true of the branching instructions.

BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC+-PC+k + 1	None	1/2
BRBC	5. k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC+-PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC - PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC - PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC - PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC <- PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC +- PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC - PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC +- PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC + PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N @ V= 0) then PC +- PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC +- PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC - PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC - PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC + PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC +- PC + k + 1	None	1/2
BRVC	k.	Branch if Overflow Flag is Cleared	if (V = 0) then PC - PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (1 = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (1=0) then PC - PC + k + 1	None	1/2

http://mail.rsgc.on.ca/~cdarcy/Datasheets/InstructionSetSummary.pdf

1.1.2 160 Extended I/O Registers (0x60-0xFF)

To accommodate the broader capabilities in the ATmega family over the ATtiny family, an additional 160 bytes of SRAM are set aside in the mega family for the *extended* I/O register set. This might seem like an unusual number, but when taken together with the previous address ranges, the total amounts to a familiar 256 bytes of reserved SRAM (32+64+160=256).

(0x8C)	Reserved	-	-	-	-	-	-	-		
(0x8B)	OCR1BH	·	Timer/Counter1 - Output Compare Register B High Byte							
(0x8A)	OCR1BL			Timer/C	ounter1 - Output C	ompare Register	B Low Byte			135
(0x89)	OCR1AH			Timer/C	ounter1 - Output Co	ompare Register /	A High Byte			135
(0x88)	OCR1AL			Timer/C	ounter1 - Output C	ompare Register	A Low Byte		e e e e e e e e e e e e e e e e e e e	135
(0x87)	ICR1H			Timer	/Counter1 - Input C	apture Register H	ligh Byte			135
(0x86)	ICR1L		Timer/Counter1 - Input Capture Register Low Byte							
(0x85)	TCNT1H		Timer/Counter1 - Counter Register High Byte							
(0x84)	TCNT1L		Timer/Counter1 - Counter Register Low Byte							
(0x83)	Reserved	-								
(0x82)	TCCR1C	FOC1A	FOC1B	-	-	-	-	-	-	134
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	133
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	131
(0x7F)	DIDR1	-	-	-	-	<u> </u>	-	AIN1D	AIN0D	236
(0x7E)	DIDR0	_	-	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	251
(0x7D)	Reserved	-	-	-	-	-	-	-	-	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	248
(0x7B)	ADCSRB	-	ACME	-	11 L 1	_	ADTS2	ADTS1	ADTS0	251
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	249

Consult Chapter 36, *Register Summary*, of the ATmega328P datasheet to see the specific details of address mapping.

1.1.3 SRAM (Heap and Stack) (0x??-RAMEND)

With the lowest SRAM addresses (varies between families) set aside for dedicated Register use as described above, the remaining space is free for use by your code to influence and exploit dynamically. The amount of free space remaining depends on your MCU. The highest address can be determined programmatically by accessing a predefined constant typically included in the toolchain as RAMEND.

Although your code is free to use the entire range of SRAM between the end of the Extended Register section and RAMEND, there are additional transparent code



behaviours you must be aware to ensure correct code performance. The concepts are generally referred to as the **heap** and the **system stack**.

1.1.3.0 Heap

The **heap** is the preferred area of SRAM that the assembler looks to, to satisfy the bytes of storage required by your global variable declarations (*dynamic* memory allocation is beyond the scope of this course). Generally, the byte range of the heap extends from just above the Extended Register set and continues as required.

Should your code attempt to declare an array of bytes required storage that exceeded the .variables that you declare are stored here, as are parameters passed to functions and local variables declared within them.

1.1.3.1 (System) Stack





1.2 EEPROM

EEPROM (*Electronically Erasable Programmable Read Only Memory*) is **non-volatile** memory which is used to store data. The most common use is to store configurable parameters. The amount of EEPROM can range from 32 bytes on an ATtiny to 4KB on an XMega.

EEPROM is a good place to log data from sensors, store values as a Lookup Table (LuT) for faster performance by avoiding computationally-intense calculations (trig values), or data such as font maps, to name a couple of common uses.

.Reference: <u>http://www.protostack.com/blog/2010/12/avr-memory-architecture/</u>

1.3 Predefines (.h and .inc)

The specific register *names* and corresponding *addresses* are available for use in your register-level Arduino C programs in the form of a header file (.h). Selecting the target board within the Arduino IDE results in the correct files of predefines being included in the toolchain, automatically. The files of predefines are iom328p.h and iotnx4.h for the UNO and DDB, respectively. You can explore the contents of these files by following the links at the top of our course page.

When programming in Assembly Language within Atmel Studio 7, the appropriate file of predefines (.inc) are made known to your project when you select the target board in the project creation dialog sequence.

Once you complete a successful build of your assembly language project the predefine include file (.inc) will appear in the *Dependencies* section. Click to open to examine its contents.

DESIGN ENGINEERING STUDIO
ICS4U – AVR OPTIMIZATION

Register File Edit Sk	LevelTrafficLight - io etch Tools Help	m328p.h Ardui	no 1.8.13			_1		×
00								ø
RegisterL	.evelTrafficLight	Arduino.h i	om328p.h					
52 /	/* Regi	sters	and	associate	ed bit	numk	bers	s · _
53								
54 🕴	#define	PINB	_SFF	R_IO8(0x0)	3)			
55 🛉	define	PINB	0 0					
56 #	define	PINB	1 1					
57 🕇	#define	PINB2	2 2					
58 #	define	PINB	33					
59	define	PINB4	4 4					
60 #	define	PINB	5 5					
61 🕴	#define	PINB	6 6					
62 #	define	PINB	77					
63								~
							-	

tnö4de	func^ iP	× prescalers84	anc main.asm		
	59	; Defi	nitions m	arked "MEMORY MAPPED"are extended I/O ports	÷
	60	; and	cannot be	used with IN/OUT instructions	1
	61	.equ	SREG	= 0x3f	-
	62	.equ	SPL	= 0x3d	
	63	.equ	SPH	= 0x3e	
	64	.equ	OCROB	= 0x3c	
	65	.equ	GIMSK	= 0x3b	
	66	.equ	GIFR	= 0x3a	
	67	.equ	TIMSKO	= 0x39	
	68	.equ	TIFRO	= 0x38	
	69	.equ	SPMCSR	= 0x37	
	70	.equ	OCROA	= 0x36	
	71	.equ	MCUCR	= 0x35	
	72	.equ	MCUSR	= 0x34	
	73	.equ	TCCR0B	= 0x33	
	74	.equ	TCNT0	= 0x32	
	75	emi	OSCCAT.	= 0x31	. *
200 %					- P

Solution Explorer	▼ ₽ ×
o o 🟠 to - 7 🔞 🗡 🗕 🔅 D	
Search Solution Explorer (Ctrl+;)	ρ-
 Solution 'ADCBasics' (1 project) ADCBasics Dependencies prescalers84.inc tn84def.inc 	
 Ear Labels Ear Output Files main.asm 	

2 Interrupts

MCUs are designed with the ability to immediately stop executing some code and address a service alert from a secondary source (e.g. *sensor, timer, button,* etc.) they are responsible for. Software that is configured in this manner is called *interrupt-driven*. The list of alerts to which 8-bit AVR MCUs can respond are summarized within the respective datasheets in an Interrupt Vector Table.

2.0 Interrupt Vector Table (IVT)

An *Interrupt Vector Table* (aka, Interrupt *Jump* Table) is a dedicated set of bytes at the beginning of Program Flash Memory reserved for programmers to populate with code addresses of their functions to execute when specific events occur. These user functions are best referred to as *Interrupt Service Routines* (ISRs). When correctly configured, the system automatically saves the current contents of the Program Counter (*on the Stack*), goes to a location within the IVT and loads the address it finds there into the Program Counter, thereby transferring control (aka *jump*) to your ISR. When your ISR finishes execution, the previously saved address is retrieved from the top of the Stack and execution continues as it did prior to the event.

2.0.0 ATmega328P IVT

12.1 Interrupt Vectors in ATmega48A and ATmega48PA

Vector No.	Program Address	Source	Interrupt Definition
1	0x000	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset
2	0x001	INT0	External Interrupt Request 0
3	0x002	INT1	External Interrupt Request 1
4	0x003	PCINT0	Pin Change Interrupt Request 0
5	0x004	PCINT1	Pin Change Interrupt Request 1
6	0x005	PCINT2	Pin Change Interrupt Request 2
7	0x006	WDT	Watchdog Time-out Interrupt
8	0x007	TIMER2 COMPA	Timer/Counter2 Compare Match A
9	0x008	TIMER2 COMPB	Timer/Counter2 Compare Match B
10	0x009	TIMER2 OVF	Timer/Counter2 Overflow
11	0x00A	TIMER1 CAPT	Timer/Counter1 Capture Event
12	0x00B	TIMER1 COMPA	Timer/Counter1 Compare Match A
13	0x00C	TIMER1 COMPB	Timer/Coutner1 Compare Match B
14	0x00D	TIMER1 OVF	Timer/Counter1 Overflow
15	0x00E	TIMER0 COMPA	Timer/Counter0 Compare Match A
16	0x00F	TIMER0 COMPB	Timer/Counter0 Compare Match B
17	0x010	TIMER0 OVF	Timer/Counter0 Overflow
18	0x011	SPI, STC	SPI Serial Transfer Complete
19	0x012	USART, RX	USART Rx Complete
20	0x013	USART, UDRE	USART, Data Register Empty
21	0x014	USART, TX	USART, Tx Complete
22	0x015	ADC	ADC Conversion Complete
23	0x016	EE READY	EEPROM Ready

Table 12-1. Reset and Interrupt Vectors in ATmega48A and ATmega48PA

2.0.1 ATtiny84 IVT

Understandably, MCUs within the *tiny* family offer fewer resources, hence a smaller vector table.

Interrupt Vectors

Table 10-1. Reset and Interrupt Vecto	able 10-1.	and Interrupt Vectors
---------------------------------------	------------	-----------------------

Vector No.	Program Address	Source	Interrupt Definition
1	0x0000	RESET	External pin, power-on reset, brown-out reset, watchdog reset
2	0x0001	INT0	External interrupt request 0
3	0x0002	PCINT0	Pin change interrupt request 0
4	0x0003	PCINT1	Pin change interrupt request 1
5	0x0004	WDT	Watchdog time-out
6	0x0005	TIMER1 CAPT	Timer/Counter1 capture event
7	0x0006	TIMER1 COMPA	Timer/Counter1 compare match A
8	0x0007	TIMER1 COMPB	Timer/Counter1 compare match B
9	0x0008	TIMER1 OVF	Timer/Counter0 overflow
10	0x0009	TIMER0 COMPA	Timer/Counter0 compare match A
11	0x000A	TIMER0 COMPB	Timer/Counter0 compare match B
12	0x000B	TIMER0 OVF	Timer/Counter0 overflow
13	0x000C	ANA_COMP	Analog comparator
14	0x000D	ADC	ADC conversion complete
15	0x000E	EE_RDY	EEPROM ready
16	0x000F	USI_START	USI START
17	0x0010	USI_OVF	USI overflow

2.1 Avoiding Conflicts with the IVT in Assembly Language

Given its critical role in the successful execution of interrupt-driven applications, the IVT is expected to appear at the very start of Program Flash, addresses $0 \times 0000 - 0 \times ????$. To ensure your assembly language data and code avoids this range, use of the .org directive is encouraged. The predefine INT_VECTORS_SIZE supports a degree of MCU-compatibility, as in,

```
24; CODE Segment (default)25.cseg; locate for Code Segment (PROGRAM FLASH)26; ***** INTERRUPT VECTOR TABLE27.org0x000028rjmpreset29.orgADCCaddr30rjmpADCComp31.orgINT_VECTORS_SIZE29.orgINT_VECTORS_SIZE
```

2.1.0 Interrupt Priorities

The order of the interrupt sources within the vector table is significant. Should two or more interrupts occur simultaneously, the sources are queued, with the lower address given priority.

A natural consequence of this is that a request to reset the MCU is awarded the highest priority.

2.2 Reset Interrupt

A **Reset** event results in the clearing of (set to 0) the Program Counter. Your code then has the responsibility of placing a *jump* instruction at address 0x0000 of the first executable instruction.

A **Reset** event can be triggered in a number of ways depending on the MCU. The most common is the power on reset. Every time you reconnect power to the MCU a **Power On Reset** event is generated.



Alternatively, whenever a falling edge ($5V \rightarrow 0V$) is presented on pin 1, such as the momentary button your wired into your breadboard Arduino is Grade 11, you generate an **External Reset** event.

Another common Reset source is the **WatchDog Timer**. In this way your software can generate a **WatchDog** Reset when a specific event occurs or at periodic intervals.

2.2.0 MCUSR (Reset) Register

The source of a reset can be determined by examining the bits (flags) within the MCU Status Register (**MCUSR**). Unlike many other registers the address and bits with the register are the same for the mega328P and tiny84 MCUs.

9.10.1 MCUSR - MCU Status Register

The MCU status register provides information on which reset source caused an MCU reset.

Bit	7	6	5	4	3	2	1	0	
0x34 (0x54)	-	-	-	-	WDRF	BORF	EXTRF	PORF	MCUSR
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0		See Bit D	escription		

2.2.1 Rotary Encoder on RSGC ACES Breakout Board



2.3 External Interrupts

Next the Reset interrupt, an **external interrupt** event can be configured to trigger an immediate response. The mega328P has two pins (**INTO** and **INT1**) capable of responding to a changing edge, and the tiny84 (**INTO**) just one.

2.3.0 ATmega328P External Interrupt Registers

13.2 Register Description

13.2.1 EICRA – External Interrupt Control Register A

The External Interrupt Control Register A contains control bits for interrupt sense control.



The falling edge of INT0 generates an interrupt request.

The rising edge of INTO generates an interrupt request.

13.2.2 EIMSK - External Interrupt Mask Register

1

1



Bit 0 – INT0: External Interrupt Request 0 Enable

0

1

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from the INT0 Interrupt Vector.

2.3.1 ATtiny84 External Interrupt Registers

Interrupt Sense Control bits (**ISC01** and **ISC00**) for the ATtiny84 defines the same edges as the ATmega328P.

11.2.1 MCUCR - MCU Control Register

The external interrupt control register A contains control bits for interrupt sense control.

Bit	7	6	5	4	3	2	1	0	27.
0x35 (0x55)	BODS	PUD	SE	SM1	SM0	BODSE	ISC01	ISC00	MCUCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	dê.
Initial Value	0	0	0	0	0	0	0	0	

11.2.2 GIMSK – General Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
0x3B (0x5B)	20	INTO	PCIE1	PCIE0	20		820	100	GIMSK
Read/Write	R	R/W	R/W	R/w	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	

2.4 Pin Change Interrupts

By this point you are aware that your MCUs can sense and respond to external events through the use of the External Interrupt System (**INTn**). The good news is that their corresponding **ISCnn** bits can configured to monitor low, logical, falling, or rising signals. The downside is that their application is limited to two specific pins on the ATmega328P and only one on the ATtiny84.

A useful alternative to External Interrupts for sensing and responding to external signal events are **Pin Change Interrupts** that are applicable to any digital pin! This means that your ATmega328P can perform a similar function on all 23 pins and the ATtiny84 on all 12. However, as is always the case, the downside is that, as its name implies, only a change (falling or rising) signal edge triggers the interrupt.

2.4.0 ATmega328P Pin Change Interrupt Control Register

13.2.4 PCICR – Pin Change Interrupt Control Register

Bit	7	6	5	4	3	2	1	0	
(0x68)	-	-	-	-	_	PCIE2	PCIE1	PCIE0	PCICR
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

2.4.1 ATtiny84 General Interrupt Mask Register

11.2.2 GIMSK – General Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
0x3B (0x5B)	100	INT0	PCIE1	PCIE0	100	85	0.00	10.00	GIMSK
Read/Write	R	R/W	R/W	R/w	R	R	R	R	-
Initial Value	0	0	0	0	0	0	0	0	

2.4.2 ATtiny84 Pin Change Mask Registers

11.2.4 PCMSK1 – Pin Change Mask Register 1

Bit	7	6	5	4	3	2	1	0	
0x20 (0x40)		-	-	-	PCINT11	PCINT10	PCINT9	PCINT8	PCMSK1
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

11.2.5 PCMSK0 - Pin Change Mask Register 0

Bit	7	6	5	4	3	2	1	0	_
0x12 (0x32)	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	PCMSK0
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

3 Timer/Counters

The heartbeat of a functioning MCU is either an internal or external **clock source**, aka *oscillator* (e.g. *crystal*, *RC*, etc.). The source of the oscillation can be an external crystal (attached to MCU pins 9 and 10) or an internal oscillator. Every tick of the clock source (up to 20 MHz) is registered as the MCU's *free-running clock* (clk₁₀) that runs in the background. Each AVR MCU has multiple Timer/Counters. Each Timer/Counter has a suite of registers that can be programmed to produce into various waveform shapes from the clock. In addition to its role in coordination around a common beat, Timers these peripherals can also **count** pulses. Your first exposure to the value of counting may have been your Grade 10 Counting Circuit project that used a NAND-Gate Oscillator as a clock source that was fed into a 4017 decade counter to monitor the 'ticking'. Specific registers are set aside within each Timer/Counter for the accumulation of clock source 'ticks'.

Of the many uses a Timer/Counter can be put to, pulse width modulation (PWM) was likely your earliest and most common Grade 11 application. Arduino C's analogWrite (pin, duty) function exploits the uses of the respective Timer/Counter associated with the pin requested.

3.0 ATmega328P

The ATmega328P has **three** Timer/Counters available for use. For each of the timers two digital pins can be directly influenced by register behaviour, allowing for maximum efficiency, as shown to the right.

Care must be taken not to inadvertently overlap their use. Here is a brief table of common functions and libraries that rely on the availability of the timers for their correct execution.

	ATTILGASZOP-PU C	mp to	Alumo Pin Mappi	19
Arduino function			1	Arduino function
reset	(PCINT14/RESET) PC6	, U 28	PC5 (ADC5/SCL/PCINT13)	analog input 5
digital pin 0 (RX)	(PCINT16/RXD) PD0	2 27	PC4 (ADC4/SDA/PCINT12)	analog input 4
digital pin 1 (TX)	(PCINT17/TXD) PD1	3 26	PC3 (ADC3/PCINT11)	analog input 3
digital pin 2	(PCINT18/INT0) PD2	4 25	PC2 (ADC2/PCINT10)	analog input 2
digital pin 3 (PWM)	(PCINT19 OC2B NT1) PD3	5 24	PC1 (ADC1/PCINT9)	analog input 1
digital pin 4	(PCINT20/XCK/T0) PD4	6 23	PC0 (ADC0/PCINT8)	analog input 0
VCC	VCCE	7 22	GND	GND
GND	GND	8 21	AREF	analog reference
crystal	(PCINT6/XTAL1/TOSC1) PB6	9 20	AVCC	VCC
crystal	(PCINT7/XTAL2/TOSC2) PB7	10 19	PB5 (SCK/PCINT5)	digital pin 13
digital pin 5 (PWM)	(PCINT21 OC0B T1) PD5	11 18	PB4 (MISO/PCINT4)	digital pin 12
digital pin 6 (PWM)	(PCINT22 OCOA AINO) PD6	12 17	PB3 (MOS OC2A PCINT3)	digital pin 11(PWM)
digital pin 7	(PCINT23/AIN1) PD7	13 16	PB2 (SSIOC1BIPCINT2)	digital pin 10 (PWM)
digital pin 8	(PCINT0/CLKO/ICP1) PB0	14 15	PB1 OC1APCINT1)	digital pin 9 (PWM)

Digital Pins 11,12 & 13 are used by the ICSP header for MISO, MOSI, SCK connections (Atmega168 pins 17,18 & 19). Avoid low impedance loads on these pins when using the ICSP header

3.0.0 ATmega328P Timer/Counter0 Modes

Table 15-	the 15-5. Waveform Generation mode bit beschpition												
Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	тор	Update of OCRx at	TOV Flag Set on ⁽¹⁾⁽²⁾						
0	0	0	0	Normal	0xFF	Immediate	MAX						
1	0	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM						
2	0	1	0	СТС	OCRA	Immediate	MAX						
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX						
4	1	0	0	Reserved	-	-	-						
5	1	0	1	PWM, Phase Correct	OCRA	TOP	BOTTOM						
6	1	1	0	Reserved	-	-	-						
7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP						

Notes: 1. MAX = 0xFF

2. BOTTOM = 0x00

3.0.1 ATmega328P Timer/Counter1 Modes

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	ТОР	Update of OCR1x at	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	BOTTOM
12	1	1	0	0	СТС	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICR1	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCR1A	BOTTOM	TOP

 Table 16-4.
 Waveform Generation Mode Bit Description⁽¹⁾

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

3.0.2 ATmega328P Timer/Counter2 Modes

Table 18-8. Waveform Generation Mode Bit Description

Mode	WGM22	WGM21	WGM20	Timer/Counter Mode of Operation	тор	Update of OCRx at	TOV Flag Set on ⁽¹⁾⁽²⁾
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	0	1	0	СТС	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
4	1	0	0	Reserved	-	-	-
5	1	0	1	PWM, Phase Correct	OCRA	TOP	BOTTOM
6	1	1	0	Reserved	-	_	-
7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP

Notes: 1. MAX= 0xFF

2. BOTTOM= 0x00

3.0.3 ATmega328P Pulse Width Modulation (PWM) with AnalogWrite()

Arduino C's analogWrite (pin, uint8_t) function generates a PWM signal on the back of an MCU's Timer/Counter. Through the use of the second parameter users can control the *duty cycle* of the signal. Since users can not control the *frequency* of the PWM waveform the function is not suitable in all cases where a digital approximation of a voltage level is required (e.g. servo motor horn positioning).

The table below lists the default frequencies associated with using the

analogWrite (pin, uint8_t) on each of the respective pins of the ATmega328P, as well as the other library functions that rely on these respective Timer/Counters. Users should be aware of the potential conflicts that can arise.

Timer	Bits	Pins	analogWrite Frequency	Dependent Functions
0	8	5, 6	~980 Hz	<pre>delay(), millis(), micros()</pre>
1	16	9, 10	~490 Hz	Servo Library
2	8	3, 11	~490 Hz	Tone Library

Readers are encouraged to explore Ken Shirriff's remarkable blog, "*Secrets of Arduino PWM*" at, http://www.righto.com/2009/07/secrets-of-arduino-pwm.html

3.0.3.0 Scope Trace of an AnalogWrite() PWM Waveform

Below is one of my favourite images captured on our scope by Tim Morland (ACES '18, Queen's '23).



3.0.4 Atmega328P Timer/Counter1 Registers 16.11 Register Description

16.11.1 TCCR1A - Timer/Counter1 Control Register A

Bit	7	6	5	4	3	2	1	0	_
(0×80)	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	RW	R/W	R	R	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

16.11.2 TCCR1B – Timer/Counter1 Control Register B

Bit	7	6	5	4	3	2	1	0	_
(0x81)	ICNC1	ICES1	_	WGM13	WGM12	CS12	C\$11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

16.11.3 TCCR1C - Timer/Counter1 Control Register C

Bit	7	6	5	4	3	2	1	0	
(0x82)	FOC1A	FOC1B	-	-	-	-	-	-	TCCR1C
Read/Write	R/W	R/W	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	

16.11.4 TCNT1H and TCNT1L - Timer/Counter1

Bit	7	6	5	4	3	2	1	0	
(0x85)				TCNT	1[15:8]				TCNT1H
(0x84)				TCNT	1[7:0]				TCNT1L
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

16.11.6 OCR1BH and OCR1BL - Output Compare Register 1 B

Bit	7	6	5	4	3	2	1	0	_
(0x8B)				OCR1	B[15:8]				OCR1BH
(0x8A)				OCR1	B[7:0]				OCR1BL
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

16.11.7 ICR1H and ICR1L - Input Capture Register 1

Bit	7	6	5	4	3	2	1	0
(0x87)				ICR1	[15:8]			
(0x86)				ICR1	[7:0]			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

16.11.8 TIMSK1 - Timer/Counter1 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	_
(0x6F)	-	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	TIMSK1
Read/Write	R	R	R/W	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

16.11.9 TIFR1 - Timer/Counter1 Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	_
0x16 (0x36)	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	TIFR1
Read/Write	R	R	R/W	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

3.0.5 Atmega328P Timer/Counter 1 Normal Mode 0

An example of the simplest programmable Timer/Counter1 mode would be **Mode 0: Normal Mode**. In this configuration,

- 1. Ticks of the clock sources are accumulated in its 16-bit (2¹⁶) 2-byte register pair: **TCNT1H:TCNT1L**.
- 2. When the count reaches the top (65535 = 0Xffff), an overflow interrupt is generated
- 3. The interrupt can be dealt with in at least 3 ways: ignored completely, handled in software or responded to in hardware for example, with the **OC1A** or **OC1B** pins connected.
- 4. The counter simply rolls over and resumes counting from 0×0000 .
- 5. A prescaler may be applied to the clock to map the counting source to a reduced frequency.
- 6. As an example, consider Timer/Counter 1 in Normal Mode 0 under a 16 MHz crystal clock source with a prescaler of 256. The overflow frequency would be $2^{24}/2^8/2^{16} = 1$ Hz.



TIMER1: Normal Mode (OC1A/OC1B disconnected)

Table 13-9. Clock Select Bit Description

CS02	CS01	CS00	Description				
0	0	0	No clock source (Timer/Counter stopped)				
0	0	1	clk _{I/O} /(no prescaling)				
0	1	0	clk _{I/O} /8 (from prescaler)				
0	1	1	clk _{I/O} /64 (from prescaler)				
1	0	0	clk _{I/O} /256 (from prescaler)				
1	0	1	clk _{I/O} /1024 (from prescaler)				
1	1	0	External clock source on T0 pin. Clock on falling edge.				
1	1	1	ternal clock source on T0 pin. Clock on rising edge.				

If external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

You'll be shown how different techniques in class for #defineing and #includeing these type of bit sequences depending on your preferred toolchain.

3.1 ATtiny84

From it inception, our RSGC ACES Dolgin Development Platform hosts the AVR ATtiny84 as its preferred MCU. The JLCPCB rendering of V7 appears to the right. This microcontroller was selected for a variety of reasons not the least of which was DAMellis/Konde ATtinyCore suite of Arduino IDE software supports, its compact footprint (14 pins) and having just enough peripheral features (*External Interrupt, two Timer/Counters, ADC, Watchdog etc.*) to support a wide range of applications.

You are encouraged to undertake a visual comparison of the features attached to each of the pins in the official diagram below and how the DDB breaks out the pins to the headers on our PCB to the right.

In the diagram below, the two pins of the 8-bit Timer/Counter0 are highlighted in red. As well, the two pins of the 16-bit Timer/Counter1 are highlighted in green.





3.1.0 ATtiny84 Timer/Counter0 Modes

Table 13-8.	Waveform	Generation	Mode	Bit	Description

Mode	WGM2	WGM1	WGM0	Timer/Counter Mode of Operation	тор	Update of OCRx at	TOV Flag Set on ⁽¹⁾
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, phase correct	0xFF	TOP	BOTTOM
2	0	1	0	CTC	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
4	1	0	0	Reserved	-	-	-
5	1	0	1	PWM, phase correct	OCRA	TOP	BOTTOM
6	1	1	0	Reserved	-	-	
7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP
Note: 1.	MAX = 0x	FF			/		

MAX = 0xFF BOTTOM = 0x00

3.1.1 ATtiny84 Timer/Counter1 Modes

Table 14-5. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	тор	Update of OCR1x at	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, phase correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, phase correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, phase correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, phase and frequency correct	ICR1	BOTTOM	BOTTOM
9	1	0	0	1	PWM, phase and frequency correct	OCR1A	BOTTOM	BOTTOM
10	1	0	1	0	PWM, phase correct	ICR1	TOP	BOTTOM
11	1	0	1	1	PWM, phase correct	OCR1A	TOP	BOTTOM
12	1	1	0	0	CTC	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICR1	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCR1A	BOTTOM	TOP

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

3.1.2 ATtiny84 Pulse Width Modulation (PWM) with AnalogWrite()

Through the use of the analogWrite (pin, duty cycle) function provide by the core Arduino libraries, a limited form of PWM signals have been available to you for such applications as dimming LEDs and DC motor speed control. Depending on which pin you invoke the behaviour on, you are implicitly selecting one of the available Timer/Counters on your MCU. This is summarized for the Ttiny84 in the table below.

Timer	Bits	Pins	analogWrite Frequency	Dependent Functions
0	8	8 (PB2), 7 (PA7)	? Hz	<pre>delay(), millis(), micros()</pre>
1	16	6 (PA6), 5 (PA5)	? Hz	Tone Library, Servo Library

Care must be taken when using analogWrite to avoid pins required by parallel use of the dependent functions indicated above that would result in strange behaviour.

Finally, As useful as the analogWrite function is, it does not offer control over the frequency of the square wave which is essential for a wider variety of MCU functionality and applications. We need to dig deeper.

3.1.3 ATtiny84 Timer/Counter Registers

ATtiny84 Timer/Counter Ports									
Timer/Counter 0									
0x3C (0x5C)	OCR0B	Timer/Counter0 – Output compare register B							
0x39 (0x59)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0
0x36 (0x56)	OCR0A	Timer/Counter0 – Output compare register A							
0x33 (0x53)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00
0x32 (0x52)	TCNT0	Timer/Counter0							
0x30 (0x50)	TCCR0A	COM01	COM0A0	COM0B1	COM0B0	-		WGM01	WGM00
Timer/Counter 1									
0x2F (0x4F)	TCCR1A	COM11	COM1A0	COM1B1	COM1B0	-		WGM11	WGM10
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10
0x2D (0x4D)	TCNT1H	Timer/Counter1 – Counter register high byte							
0x2C (0x4C)	TCNT1L	Timer/Counter1 – Counter register low byte							
0x2B (0x4B)	OCR1AH	Timer/Counter1 – Compare register A high byte							
0x2A (0x4A)	OCR1AL	Timer/Counter1 – Compare register A low byte							
0x29 (0x49)	OCR1BH	Timer/Counter1 – Compare register B high byte A S M							
0x28 (0x48)	OCR1BL	Timer/Counter1 – Compare register B low byte							
0x0C (0x2C)	TIMSK1	-	-	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1

3.2 ATtiny85 Timer Application: Function Generator

Inspiration for an RSGC ACES Function Generator developed in the Spring of 2021, based on the position of a rotary encoder, came from David Johnson-Davies terrific blog on the project, http://www.technoblogy.com/show?22HF.



3.3 Accessing 16-Bit Registers

(Lifted directly from the ATmega328P datasheet...)

The TCNT1, OCR1A/B, and ICR1 are 16-bit registers that can be accessed by the AVR CPU via the 8bit data bus. The 16-bit register must be byte accessed using two read or write operations. Each 16bit timer has a single 8-bit register for temporary storing of the high byte of the 16-bit access. The same temporary register is shared between all 16-bit registers within each 16-bit timer. Accessing the low byte triggers the 16-bit read or write operation. When the low byte of a 16-bit register is written by the CPU, the high byte stored in the temporary register, and the low byte written are both copied into the 16-bit register in the same clock cycle. When the low byte of a 16-bit register is read by the CPU, the high byte of the 16-bit register is copied into the temporary register in the same clock cycle as the low byte is read.

Not all 16-bit accesses uses the temporary register for the high byte. Reading the OCR1A/B 16-bit registers does not involve using the temporary register.

To do a 16-bit write, the high byte must be written before the low byte. For a 16-bit read, the low byte must be read before the high byte.

The following code examples show how to access the 16-bit Timer Registers assuming that no interrupts update the temporary register. The same principle can be used directly for accessing the OCR1A/B and ICR1Registers. Note that when using "C", the compiler handles the 16-bit access.

```
Assembly Code Examples<sup>(1)</sup>
              . . .
              ; Set TCNT1 to 0x01FF
                       r17,0x01
              ldi
              ldi
                         r16,0xFF
              out
                         TCNT1H, r17
                         TCNT1L, r16
              out
              ; Read TCNT1 into r17:r16
                         r16, TCNT1L
              in
                         r17, TCNT1H
              in
              . . .
C Code Examples<sup>(1)</sup>
              unsigned int i;
              . . .
              /* Set TCNT1 to 0x01FF */
              TCNT1 = 0x1FF;
              /* Read TCNT1 into i */
              i = TCNT1;
              . . .
```
4 ADC: Analog to Digital Conversion

The real world is *continuous*; the behaviours that nature exhibits (heat, pressure, light, force, etc.) are said to be **analog**. Many forms of sensors exist that convert these analog behaviours to continuous voltage levels. A light-dependent resistor or LDR (aka. *photoresistor*) for example, in series with another known resistor level, can provide an MCU with access to a continuous voltage.

The **digital** world of MCUs interpret the analog voltage output of the sensors by mapping them to a range of *discrete* voltage levels represented internally, by binary numbers. The MCU's process of transforming a continuous analog voltage reading to a discrete digital approximation is the subject of this chapter.

Of all the features that microcontrollers offer, a strong case could be made for **Analog to Digital Conversion** being its most important function. After all, the ability to capture real world data and digitize it for manipulation, transmission, and storage purposes is an undeniably critical feature within our modern world. Although the AVR line of 8-bit MCUs offers a **10-bit onboard ADC** unit that we've exploited for a number of purposes, what if our needs called for either a higher or lower sampling accuracy? A deeper understanding of how the ADC function works is called for should we wish to build our own ADC unit.

4.0 Analog Comparator

In previous years you likely explored the ability of operational amplifier to act as a *comparator*. The classic LM741 will output a **high** signal on Pin 6 if the voltage on the non-inverting input (Pin 3) is greater than the voltage appearing on the inverting input (Pin 2), otherwise Pin 6 will present a **low**.

The AVR family of MCUs has a built-in comparator that can be accessed.



Support for 2020-2021 RSGC ACES Successive Approximation Project on the DDP's Universal Shield V1





4.1 DAC: Digital to Analog Conversion (DAC)

Of all the features that microcontrollers offer, a strong case could be made for Analog to Digital Conversion being its most important function. After all, the ability to capture real world data and digitize it for manipulation, transmission, and storage purposes is an undeniably critical feature within our modern world.

The fundamentals of how a DAC works can be vividly explored through the use of a passive resistor network known as an R2R Ladder, which we shall undertake. Although the AVR line of 8-bit MCUs offers a 10-bit onboard DC unit that we've



exploited for a number of purposes, what if our needs called for either a higher or lower sampling accuracy? A deeper understanding of how the ADC function works is called for should we wish to build our own ADC unit.

4.2 Successive Approximation

An informative base from which to mount our investigation might start with a somewhat familiar **binary tree**. As a child you might have engaged in a guessing game in which a series of ranked guesses with a response of either lower or higher could lead you to your target. Indeed, this approach could lead to a conversion method from *decimal* to *binary* as suggested by the labeled paths.



5 Preparations for AVR Assembly Language Programming (AALP)

The past year-and-a-half has prepared you for a journey very few secondary school students are able to undertake. That is, descend to the deepest levels possible of a modern microcontroller. In fairness, the *deepest* level an embedded system programmer can go is to program in *Machine* Language (aka. *binary* or *hexadecimal*). Since this is barely readable by humans the numeric codes are assigned 2-4 letter mnemonic names to make them reasonably understandable while taking nothing away from their



efficiency. This set of codes is the focus of this course and is known as *Assembly* Language. Here is a list of the top 10 most popular computer languages as of June 2021,

Jun 2021	Jun 2020	Change	Progra	mming Language	Ratings	Change
1	1		G	С	12.54%	-4.65%
2	3	^		Python	11.84%	+3.48%
3	2	*	(III)	Java	11.54%	-4.56%
4	4		0	C++	7.36%	+1.41%
5	5		G	C#	4.33%	-0.40%
6	6		VB	Visual Basic	4.01%	-0.68%
7	7		JS	JavaScript	2.33%	+0.06%
8	8		php	PHP	2.21%	-0.05%
9	14	*	ASM	Assembly language	2.05%	+1.09%
10	10		SQL	SQL	1.88%	+0.15%

Embedded systems is the computer engineers' term for modern smart devices. Microcontrollers lie at the heart of these systems and, in order to maximize their performance, you must speak their native language.

With the exception of C and Assembly the remaining eight languages are high-level tools designed to run on operating systems that hide keep the hardware efficiencies out of site for their practitioners.

Each microcontroller or microprocessor line (from AVR, PIC, NXP, Intel, etc.) has its own native machine and assembly language.



5.0 Development Preparations

5.0.0 Hardware: Atmel/Microchip AVR Microcontrollers

Up until recently, two microcontroller companies dominated the marketplace. ATMEL backed its AVR line of MCU products and Microchip championed its PIC family. The two companies merged in April 2016 under the Microchip name, continuing to offer both products. Until such time as the Arduino ceases to use the AVR line as its microcontroller of choice, RSGC ACES will stick with it. http://www.microchip.com/design-centers/8-bit/avr-mcus



5.0.0.0 Peripheral Integration

All AVR microcontrollers share the same assembly language consisting of approximately 130 different instructions. A handful of instructions are MCUspecific.

Although our course focuses on the ATmega328P, ATtiny84, and ATtiny85, you should not feel limited to these alone for your particular application. You are encouraged to explore the 8-bit AVR MCU Peripheral Integration document to choose just the right combination of features for your embedded system.



There are a wide variety of options for you to choose from that will suit almost any application.

http://ww1.microchip.com/downloads/en/DeviceDoc/30010135D.pdf

5.0.1 Software Development Tools

5.0.1.0 Integrated Development Environment: Atmel Studio 7

ATMEL, the manufacturers of the AVR line of microcontrollers have developed the most comprehensive IDE for their MCUs. The latest version, ATMEL Studio 7, offers the richest, most professional, set of tools for AVR embedded systems development.

Note. Since I run Windows 7 on my laptop, I am limited to Atmel Studio 6 as the screenshots reflect.



The screenshot above is of Blink-like code running in the AS6 **Simulator**. Numbered panels are as follows,

- 1. Source code.
- 2. **Processor View**. Shows the contents of the General Purpose Registers and selected Extended Registers reflecting the flow of control after each statement execution.
- 3. **IO View**. Shows the state of the peripherals and IO Ports after each statement execution.

There is so much ahead of us, but what is unique to note at this early stage of the course is the intimate relationship between the assembly code statements and the hardware. It is only through deliberate precision that your code has on the hardware that the absolute efficiency required of your embedded systems can be achieved.

5.0.1.1 Operating System: Windows 10

Unfortunately, only a Windows version of ATMEL Studio 7 exists. So, you need to install Windows 10 on your laptop. Ethan Peterson (ACES '18, Queen's '22) was kind enough to assemble the following installation guide for your convenience...

Before You Begin:

- Your Mac (Connected to its charger)
- A USB Flash Drive to act as your Windows installation media
 - 16GB or larger
 - Should be completely blank. If not, backup your files elsewhere and erase the flash drive. Depending on the file system, the flash drive may need to be reformatted using Disk Utility as a MS-FAT volume using Master Boot Record (MBR)
- Download a copy of the <u>Windows 10 ISO Image</u>. (https://www.microsoft.com/enus/software-download/windows10)
- Make a backup of important files on the Mac side of your computer. This is needed in case the installation goes wrong.

Step 1: Open BootCamp Assistant

୍ boo t Camp Assistant	
TOP HITS	
🔮 🛛 Boot Camp Assistant	
🔋 Font Book	
🐼 Photo Booth	
APPLICATIONS	
📮 iBooks	
🧐 Contacts	
🍘 iMazing	
📝 Xcode	Boot Camp Assistant
FOLDERS	Version: 6.1.0
🖿 bootstrap — goog	
🖿 boolean — test	
bootstrap — vendor	Kind Application Size 3.7 MB
boolean — es5-ext	Created 2016-09-19
boom	Modified 2018-03-04 Last opened 2018-05-01
DEFINITION	

Introduction Boot Camp Assistant helps install Microsoft Windows on an Intel-based Mac by downloading the necessary support software, creating a partition on your disk for Windows, and then starting the Windows installer. Please click the Open Boot Camp Help button for instructions finish installing Windows and the support software you downloaded. IMPORTANT: Back up your disk before partitioning it or installing Windows. If you have a portable computer, make sure the power adapter is connected.	• • •	Boot Camp Assistant
Boot Camp Assistant helps install Microsoft Windows on an Intel-based Mac by downloading the necessary support software, creating a partition on your disk for Windows, and then starting the Windows installer. Please click the Open Boot Camp Help button for instructions finish installing Windows and the support software you downloaded. IMPORTANT: Back up your disk before partitioning it or installing Windows. If you have a portable computer, make sure the power adapter is connected.		Introduction
		Boot Camp Assistant helps install Microsoft Windows on an Intel-based Mac by downloading the necessary support software, creating a partition on your disk for Windows, and then starting the Windows installer. Please click the Open Boot Camp Help button for instructions to finish installing Windows and the support software you downloaded. IMPORTANT: Back up your disk before partitioning it or installing Windows. If you have a portable computer, make sure the power adapter is connected.
Open Boot Camp Help		Open Boot Camp Help Continue

- Click "Continue"

Step 2: Format your Windows Partition

- Depending on the age of your MacBook the next screen in the BootCamp Wizard will be different.
- If you are prompted to connect a USB flash drive go ahead and do so. If not, your laptop will store the windows installation media internally.
- Select the location of the Windows 10 ISO file you downloaded as shown above.
- Select a size for the Windows partition on your computer. The minimum size is 40GB, which should be more than enough for your AVR Studio projects throughout



the year. Depending on your MacBook, this minimum may be different.

- This partition cannot be adjusted later so it is better to reserve additional space if you think you may need it.

Step 3: Installing Windows

- Unplug any external devices from your laptop that are not critical to the installation, such as an external keyboard, mouse and hard drive, as they can interfere with the installation. Leave only the charger and USB connected if it is required and click "Install" on the BootCamp Wizard.



- BootCamp will start downloading the Windows Support Software drivers.
- These drivers are installed in Windows to ensure the keyboard, trackpad and other peripherals on your Mac run correctly.
- When the download is complete your computer will prompt you to restart.
- The computer should automatically boot into the Windows installer.
- Follow the onscreen instructions

😋 🐔 Windown Setup		-
Activate Windows		
If this is the first time you're int you need to enter a valid Wind email you received after buying Windows came in	italing Windows on this PC (or you're installing a different edition), ows product key. Your product key should be in the confermation g a digital copy of Windows or on a label inside the box that	
The product key looks like this	XXXXX-XXXXX-XXXXX-XXXXX	
If you're reinstalling Windows, automatically activated later	select I don't have a product key. Your copy of Windows will be	
Brivary statement	I don't have a gentuct key 15	et.

- When the "Activate Windows" screen is reached, click "I don't have a product key" and select the Pro edition of Windows.
- Click "Next" and accept the terms and conditions
- If prompted, pick the partition called "BOOTCAMP" as your installation destination.
- Once Windows is done installing, the system will reboot into your fresh installation of Windows. If your computer boots into OSX, shut it down and hold the option key while starting up. When the computer prompts you for what OS you would like to use, select Windows.
- When Windows is started for the first time you will have to configure some settings. Follow the onscreen instructions for this.
- When you reach the Windows Desktop, the Windows Support Software installer should open and guide you through the driver installation. If not, you will have to install it manually from your installation media.
 - Follow the instructions here: <u>https://support.apple.com/en-ca/HT208495</u>
 - If you used a USB flash drive for installation, plug it back in and get the software from there as opposed to the OSXRESERVED Partition on Windows.

Step 4: Install Atmel Studio

- Download Atmel Studio 7: http://www.microchip.com/mplab/avr-support/atmel-studio-7
- Select the offline installer
- Open the file and follow the installation prompts.

5.0.1.2 Programmer: Atmel ICE

Currently, the best programmer for use with ATMEL Studio 7 is the ATMEL Basic ICE. These are expensive programmers so you will be lent one for use this year.

Return it in working order at the end of the year and its use is free of charge. Caution. For such an expensive device the ribbon cable is surprisingly cheesy.

Strangely is does not provide its own power. You must supply power to your Arduino separately.

https://www.digikey.ca/product-detail/en/microchiptechnology/ATATMEL-ICE-BASIC/ATATMEL-ICE-BASIC-ND/4753381

5.1 Microchip's Online Reference



Learning Assembly Language and gaining familiarity with the tools takes a time and practice. Online support is available and I recommend starting any search for insight at Microchip's online home page. You may even wish to bookmark this URL,

https://www.microchip.com/webdoc/index.html



tware		
Atmel Studio	AVR Simulator	and AVR Assembler
<u>User Guide</u> Product Page	• <u>User Guide</u>	• <u>User Guide</u>
AVR Software Framework	QTouch Composer	Atmel Data Visualizer
User Guide Product Page Atmel Gallery 2	• <u>User Guide</u>	• <u>User Guide</u> • <u>Atmel Gallery</u> ⋑
Visual Assist	Terminal Window	Help Search
• <u>User Guide</u>	User Guide Atmel Gallery	User Guide Atmel Gallery

5.2 New Atmel Studio Project

- 1. Before beginning your first project create a folder to house your ICS4U Assembly projects.
- 2. Launch File > New > Project and complete the dialog as shown below, left. Press, OK.
- 3. In the Device Selection dialog, select the target device (ATmega328P).

Para and		Managements all Cliff		Inertification Programme JP	(December 2011)						
CC++		and Assessing Trapert	Autor 1000	Type Avertile	Deves Typely	M				Sound for devery -	2
Assessed		172 martin		Contractor Contractor	Tant	App. Bast Venury (Opter)	Sets Memory (hybrid	EPROM (n	Device (Http:		
teres Status Salt		us			ATinegal(25Pil)	30	2048	1034	Drive have	ACCOMMENTS OF	
					Allowed Day 1	142	200 11	200	Turney .	See. 1	
					ATornya229	12	2248	2034	Tanta		
					ATivep43289	10	2048	1018	The Designation		
					ATmega12904	10	2248	1029			
				4	atheepal29094	17	2348	2024	Secondary 1	paging-	
				1	ATrregal/204	#	2048	1024	5 NOV 33	A	
					attinegat/per	10	2148	1014	0.01.019	100	
				24	Altregal28	30	2048	2034	 • ACROPT 	2968	
					AT meps/201	12	3048	3034	0.75.284	E2	
					alteraja12virit	22	2048	2020	A. 23000	12	
					ATrena STM1	55	2048	1010	 CABOR 	L.mmill	
					ATmegal2v7	32	2004	3034	# 100000		
•3	Real .			and the second sec	Afreegali2518	22	2540	2026	+ Irnen	t.	
-	Distant Des Per	(2sceneric Hydroid hydro		(Lateration)	(Provide Street		antes de la	10 11	1 - CTATHE		
-	Dage see totally	e		and a second second							
and indicate	Prime I			C Danie giverno, for adulto)	1						-

5.3 Your First Project: Blink

5.3.0 Simulator

Without an Arduino plugged into your laptop, the **Arduino IDE** allows you to *compile* your code to stabilize your syntax but, understandably, prevents you from uploading to test if it works.

Atmel Studio *does* allow you to execute your code without a physical MCU being present. It does so through the services of a built-in Simulator utility.



Select Project > (project) Properties > Tools > Simulator

5.3.1 Hardware

Launching the Atmel Studio Simulator allows you to step through your assembly code, one statement at a time, and monitor the MCU hardware. The **IO View**, shown to right is where the detailed status of each peripheral can be followed.

Checking the pin mapping diagram inside the cover of this workbook reveals that pin 13 is mapped to bit 5 of PORTB. **Terminology**,

To **set** a bit, means to make it 1

To **clear** a bit means to make it 0

So, a blinking LED on Arduino pin 13 is the result of two actions,

- a) The direct **setting** bit 5 of the DDRB (Data Direction Register of PORTB), and,
- b) Applying a square wave signal (alternate **setting** and **clearing**) to bit 5 of PORTB.

IO View 🔻 🗖	×
🖃 🖬 Filter: 🔹 🚽	
Name Value	
AD_CONVERTER	
ANALOG_COMPARATOR	
E 🛄 CPU	
EEPROM	
EXTERNAL_INTERRUPT	
NO PORTO	=
VO PORTD	1
🗉 🗎 SPI	
Image: Output	
TIMER_COUNTER_1	
⊕ TIMER_COUNTER_2	
I DIARTO	*
Name Address Value Bits	Canto I
	*
	*
🔄 IO View 💐 Solution Explorer	

ROYAL ST. GEORGE'S COLLEGE Advanced Computer Engineering School

5.3.2 Software

Create a new Atmel Studio Assembly project and name it Blink. Download the source code Blink.asm and replace the default Blink.asm that was create for you in Debug folder.

```
rsgcaces > AVROptimization > 1_Getting_Started > Blink.asm
```

5.3.2.0 Source Code Appearance

A quick glance that assembly source code of the Blink program reveals some standard features of the IDE that include,

- 1. Syntax highlighting (green for comments, blue for keywords)
- 2. Line numbers
- 3. Tab stops
- 4. Live hyperlinks

5.3.2.1 Assembly Source Code

Unlike high level source code, executable statements in AVR Assembly follow one of four a common syntactic structure (square brackets indicate an optional element),

```
[label:] instruction [operands] [Comment]
```

```
[label:] directive [operands] [Comment]
```

Comment

Empty line

- 1. A label provides a symbol that is the target of branch or a variable.
- 2. An instruction is a 2-4 letter mnemonic opcode.
- 3. Zero, one, or two operands provide the domain of the instruction.
- 4. A preprocessor directive (starts with a #) and an assembler directive (starts with a dot, .) are requests for some preparatory action prior to the assembler converting your code to machine language.
- 5. A comment illuminates the purpose of the statement and either appears at the end of the statement, or starts in Column 1 and occupies a line by itself. The syntax below confirms that a semicolon alone qualifies as a comment.
 - ; [Text]

PACF 38	
I AUL JU	



5.3.3 Debugging Blink.asm

Once the Blink Project has been established, and the Simulator declared as the default debugger/programmer Tool,

Project > Blink Properties

debugging is initiated by going to the Build menu and selecting,

Start Debugging and Break (Alt-F5)

At that moment you will see the first executable instruction line highlighted in yellow and Processor Window displayed (right). A few things to note about the Processor Window,

- 1. The **Program Counter** always hold the address of the instruction to be executed.
- 2. The **Stack Pointer** holds the address of the top of the Stack. The Stack starts at the end of SRAM (0x8FF) and grows upwards (more on this later).
- The X, Y, and Z registers are aliases for the double 16-bit register combinations R26:R27, R28:R29, and R30:R31, respectively.
- 4. The **Status Register** (SREG) is a special byte register in SRAM (0x5F) consisting of a set of bits (aka flags) that are either set, cleared of left unchanged by the previously executed statement. This byte can be read by your code to determine whether a course of action needs to be taken.

Processor	• 🗆	X
Name	Value	
Program Counter	0x00000000	
Stack Pointer	0x08FF	
X Register	0x0000	
Y Register	0x0000	
Z Register	0x0000	
Status Register	ITHSVNZC	
Cycle Counter	0	
Frequency	1.000 MHz	
Stop Watch	0.00 µs	
Registers		
R00	0x00	
R01	0x00	
R02	0x00	Ξ
R03	0x00	
R04	0x00	
R05	0x00	
R06	0x00	
R07	0x00	
R08	0x00	
R09	0x00	
R10	0x00	
R11	0x00	
R12	0x00	
R13	0x00	
R14	0x00	
R15	0x00	
R16	0x00	
R17	0x00	
R18	0x00	
R19	0x00	
R20	0x00	
R21	0x00	

5. The contents of the CPU's 32 General Purpose registers are updated dynamically to facilitate your debugging objectives.

1.3.3.0 Stepping and Breakpoints

Once the simulator is underway you have a options to step through your code, statement by statement monitoring the effect on the



processors resources. Breakpoints can be toggled on or off by clicking in the left margin.

The IO View can also be displayed allowing to both read and write data on the fly.

5.4 ATmega328P Features

http://mail.rsgc.on.ca/~cdarcy/Datasheets/ATmega328PSummary.pdf



Special	Microcontroller	Feature
and a second sec	A second s	1. 10. 10. 10. 10. 10. 10.

- Power-on Reset and Programmable Brown-out Detection
- Internal Calibrated Oscillator
- External and internal Internupt Sources
- Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby I/O and Packages
- 23 Programmable I/O Lines
- 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage: 1.8 - 5.5V
- Temperature Range
- -40°C to 85°C
- Speed Grade: 0 4MHz@1.8 5.5V, 0 10MHz@2.7 5.5,V, 0 20MHz @ 4.5 5.5V
 - Power Consumption at 1MHz, 1.8V, 25°C
 - Active Mode: 0.2mA Power-down Mode: 0.1µA
 - Power-save Mode: 0.75µA (Including 32kHz RTC)

5.5 Peripherals

What separates a microcontroller from a microprocessor is that the format has a number of internal peripherals. Here is a partial list of those on the ATmeg328P,

- ADC: Analog-to-Digital Converter •
- Timers/Counters: 8- and 16-bit •
- PWM: 8- and 16-bit Pulse Width Modulation
- **Temperature Sensor** •
- Internal Voltage Regulator •
- Multiplication: Dedicated hardware for multiplying two 8-bit values with 16-bit result •
- USART, I²C, SPI •
- QTouch (Capacitive Touch Sensor) Support, Sleep Modes

5.6 AVR Central Processing Unit (CPU)

Just before we take a detailed look at the structure of AVR Assembly Source code in the next chapter, it is instructive to familiarize yourself with how the CPU works.

The AVR Central Processing Unit consists of a number of different modules interconnected through a number of buses. The 8-bit **data** bus is highlighted by the thicker line. The **address** bus and **control** bus are not shown. The execution cycle can be thought of as a repetition of three stages: Fetch-Decode-Execute.

Although it does not use the AVR as its hardware, sequence is identical in this terrific video,



https://www.youtube.com/watch?v=XM4lGflQFvA

It's all quite fascinating but the **Decode** stage is worth a mention at this point. The first assembly instruction in the Blink code from Chapter 1 is,

Assen	nbly Language	Machine Language Equivalent	Hexadecimal
ldi	r16,1< <pb5< td=""><td>1110 0010 0000 0000</td><td>E200</td></pb5<>	1110 0010 0000 0000	E200

The decoder is a *combinational* hardware circuit that must accept the two byte (16-bit) input E020 and parse it in such a way that the rest of the CPU assets know to place the binary value of B0010 0000 in Register 16. To keep the Decoder to a manageable level of complexity, the number of possible instructions, and their complexity must be **reduced** to a minimum. These requirements give rise to the identification of the 8-bit AVR line of microcontroller as begin of a **RISC** (Reduced Instruction Set Computer) type.

Finally, a word about execution. Given a threestage execution cycle, it might appear that instructions are only executed every third stage. However a strategy referred to as **pipelining** has the three stages functioning synchronously, resulting in a statement being executed every clock cycle.



Reference: http://darcy.rsgc.on.ca/ACES/TEI4M/Assembly/AVRCPURegisters.pdf

The image below offers a good summary of a number of features discussed to this point. It was taken from the short but informative pdf referenced above.



5.7 Package Types



5.7.0 Digikey: Ordering

P	ackagi	ing	Series	Speed	Number of I	/O Voltage -	Supply (Vcc/Vdd)	Data Con	nverters	Operating Te	mperature	Pac	kage / Case	Suj	oplier Device P
ut Ta iigi-Re 'ape 8 'ray 'ube	pe (CT ek® . Reel ((TR)	Automotive, AEC-Q100, AVR⊛ / 4VR⊛ ATmega	ATmega A 16MHz 20MHz	23 27	1.8 V ~ 5 2.7 V ~ 5	5.5 V *	A/D 6x1 A/D 8x1	10b * 10b	40°C ~ 105 40°C ~ 125 40°C ~ 85°(PC (TA) * PC (TA) C (TA) C (TA)	28-DIP (0.: 28-VFQFN 32-TQFP 32-VFQFN	300", 7.62m Exposed Pai	1m) ^ 28 d 28 32 d 32 32 32	-PDIP -VQFN (4x4) -QFN (5x5) -TQFP (7x7) -VFQFN (5x5) -VQFN (5x5)
In st	ock 🗉	Lead free	e 🔲 RoHS Compliant			III		_							,
lear.	All Sel	ections	Apply Filters												
irch	Entry:	ATmega3	128P X												
	000000000	- AND													
ilts pe	er Page	e 25 👻	Page 1/2 < < 1	2 > >	Ent	er Quantity	0							Do	wnload Table
lts pe pare rts	er Page	e 25 👻 Image	Page 1/2. < < 1 Digi-Key Part Number	2 > > Manufacturer Part Number	Ent	er Quantity Description	Quantity Available ?	it Price	Minimum Quantity	Packaging	Series	Core Processor	Core Size	Do	wnload Table
ults pe ipare irts	er Page	e 25 👻	Page 1/2 < < 1 Digi-Key Part Number	2 > > Manufacturer Part Number	Manufacturer	er Quantity Description	Quantity Available ?	it Price	Minimum Quantity ?	Packaging	Series	Core Processor	Core Size	Do Speed	Connectivity
pare rts	er Page	e 25 👻 Image	Page 1/2 < 1 DigLKey Part Number	2 > > Manufacturer Part Number	Entr Manufacturen A Trainel	IC MCU BBIT 32KB FLASH 32TQFP	Quantity Available Uni ? Available 2.54	it Price AD ?	Minimum Quantity ? ▲ ▼ 2,000	Packaging Tape & Reel (TR) @ Alternate Packaging	Series	Core Processor	Core Size	Do Speed 20MHz	Connectivity Connectivity C, SPI, UART/USAR
pare pare trts	er Page	e 25 v Image	Page 1/2 I< < 1 Digi-Kay Part Number	2 > > Manufacturer Part Number ATMEGA328P-AUR	Atmel	IC MCU BBIT 32KB FLASH 32TQFP IC MCU BBIT 32KB FLASH 32TQFP	Quantity Unitity Available Unit 10,000- 2.54 12,165- 5.24	it Price 4 AD ?	Minimum Quantity ? 2,000	Packaging Tape & Reel (TR) Alternate Packaging Cut Tape (CT) Alternate Packaging	Series	Core Processor AVR	Core Size A 8-Bit 8-Bit	Do Speed 20MHz 20MHz	Connectivit Connectivit Connectivit Connectivit Connectivit Connectivit Connectivit Connectivit Connectivit
ilts pr ints 1	er Page	e 25 V Image	Page 1/2 <	2 > > Manufacturer Part Number ATMEGA328P-AUR ATMEGA328P-AUR	Entr Manufacturer Atmel Atmel	IC MCU BBIT 32KB FLASH 32TOFP IC MCU 9BIT 32KB FLASH 32TOFP IC MCU 9BIT 32KB FLASH 32TOFP IC MCU 9BIT 32KB FLASH 32TOFP	Quantity Available Unicket 10,000 - 2.51 12,165 5.22 12,165 5.22 12,165 10	it Price AD ? ↓ 9017 2 2000 1 i-Reel® 1	Minimum Quantity ? 2,000	Packaging Tape & Reel (TR) alternate Packaging Cut Tape (CT) a Alternate Packaging Digi-Reel® alternate	Series AVR® AVR® AVR® ATmega AVR® ATmega	Core Processor AVR AVR AVR	Core Size S-Dit 8-Dit 8-Dit	Do Speed 20MHz 20MHz 20MHz	Winload Table Connectivit PC, SPI, UART/USAR PC, SPI, UART/USAR



5.7.1 Digikey: Schemelt



RSGC ACES: DDBv6 Software Serial Output



PAGE 44

5.8 Interesting Exercises

5.8.0 Delay Calculator

Here is the link to the online version of Bret Mulvey's AVR Delay utility,

http://www.bretmulvey.com/avrdelay.html

A remarkable example of ACES insight and initiative was one afternoon in 2018 where I happened to mention that I thought Mulvey's calculator could be improved if the user was permitted to name the starting register for the sequence of delays. Nothing more was said in class. T. Morland (ACES '18) went home that afternoon and upgrade Mulvey's code that we prefer to link to, Amazing.

http://darcy.rsgc.on.ca/ACES/TEI4M/AVRdelay.html

5.8.1 Traffic Light

Insert a Schaffer traffic light into your Arduino in such a way that all four pins land within a single PORT.

Create the project TrafficLight and model the solution to a continuous display after the Blink project code.

Comment your code thoroughly, but not gratuitously.

5.8.2 RGB LED

Insert an RGB LED into your Arduino in such a way that all four pins land within a single PORT.

Create the project RGBLED and develop a continuous display that runs through all eight combinations of LEDs (1 blank, 3 singles, 3 doubles, 1 triple).

Comment your code thoroughly, but not gratuitously.

5.8.3 Questions

- 1. ATmega328P has 32K worth of PROGRAM FLASH. What is the highest address in hexadecimal?
- 2. The ATmega328P has 2K worth of SRAM. What is the highest address in hexadecimal?
- 2. The ATmega328P has 1K worth of EEPROM. What is the highest address in hexadecimal?



R G B LED



1.1.1

5.9 Just Before We Start: C

```
/*
* CBeast.c
* Example of AVR-gcc C Code to present the
`* value of pi on 'The Beast'.'The Beast' is a
* PCB designed to present a 12-digit
                                                        3.19159285539
 * PoV display using a normal 595 shift registers
 * for the segment and TPIC6C595 Power logic
 * current sink for the LA-301 cathodes
 * Created: 8/10/2018 1:10:28 PM
                                                        ppr.
 * Author: Chris Darcy */
#include <avr/io.h>
#define F CPU 1600000UL // 16 MHz
#include <util/delay.h>
uint8 t latch = 1<<PB2;</pre>
                                //digital pin 10
uint8 t clock = 1<<PB3;</pre>
                                 //digital pin 11
uint8 t data = 1<<PB4;</pre>
                                  //digital pin 12
// Seven Segment Order:dGFEDCBA
uint8 t dp = 1 < < 7;
//Assemble the hexadecimal segment maps into single array...
uint8 t segMaps[] = {0b00111111,0b00000110, 0b01011011,
0b01001111,0b01100110,0b01101101,0b01111100,0b00000111,0b01111111,0b01100111,
0b01110111,0b01111100,0b00111001,0b01011110,0b01111001,0b01110001};
char display[] = "314159265539"; //Sample...
//my 'super' shiftout (23 bits are shifted in one go)
void shiftOut(uint8 t d, uint8 t c, uint8 t l, uint32 t seqMap, uint32 t digit ){
      uint32 t bits = (segMap<<16) | digit;</pre>
      // assemble the 23-bit shift out value from the segMap and the respective digit
      //pull latch low...
      PORTB &= ~latch;
       //synchronously clock in the data bits
       for (uint32 t mask=1L<<23; mask>0; mask>>=1)
                                                     {
             PORTB &= ~clock;
             // should the data bit be set or clear?
             if (bits & mask)
                    PORTB |= data;
             else
                    PORTB &= ~data;
             PORTB |= clock;
       }
       //pull latch high to present present flipflops on the output pins...
      PORTB |= latch;
}
int main(void) {
 // Let's use three pins of portB for the shifting...
  DDRB = 0 \times FF;
  uint8 t i = 0;
  uint3\overline{2} t segments;
  while(1) {
       segments = segMaps[display[i]-48];
      if (!i) segments |= dp; //add decimal point on the 3 for pi
      shiftOut(data,clock,latch,segments,lL<<(11-i));</pre>
      i = (i+1) \% 12;
  } }
```

6 AALP: AVR Assembly Language Programming

A clarification about the terminology, *assembly* and *assembler*. Whereas some sources prefer to use the terms interchangeably, I do not. I use the term *assembly* to refer to the mnemonic-based language of the CPU. I use to the term assembler, when I am referring to the **program** that converts code written in assembly (.asm) into machine code (.hex)

6.1 Assembly Code Organization

Earlier in Chapter 1 the four possible varieties of <u>assembly source code</u> statements were reviewed.

In this section we'll tackle the *organization* of these statements within ATMEL Studio and the conventional layout of your .asm files.

- 1. **Comment.** At the top of your code a comment describing the purpose, author and date is expected
- 2. Preprocessor. Starting after the opening comment and continuing throughout the source file, a set of directives assist the assembler in building your final machine loadable (hex) file. These commands start with # as the first non-space character of which #include "m328Pdef.inc" would be one such directive. This directive is done automatically so it is optional.
- 3. **Assembler Directives**. Numerous directives that start with a dot, are recognized by the assembler to facilitate code organization, memory requests, aliases, and conditional execution to name a few. Some examples are,

```
.EQU io_offset = 0x23
.DSEG
var1: .BYTE 1 ; reserve 1 byte to var1
table: .BYTE tab_size ; reserve tab_size bytes
.DEF temp = r16
.DEF ior = r0
.CSEG
ldi temp,0xf0 ; Load 0xf0 into temp register
in ior,0x3f ; Read SREG into ior register
eor temp,ior ; Exclusive or temp and ior
```

4. **Interrupt Jump Table**. As required, the first 30 addresses of **Program Flash** or so are reserved for the Interrupt Jump Table. Care should be taken when using this space. To avoid code

```
.CSEG
.ORG 0 ;ensure PC starts at the beginning
rjmp reset
```

reset: ldi r16,1<<PB5 ; first instruction in your code

- 5. **One-Time Initializations (setup)**. Very much like the setup() function in Arduino C last year, include assembly code that needs to run only **once** at this point.
- 6. **Main Loop Body**. Include assembly instructions that run continuously.
- 7. Additional Functions and Interrupt Service Routines.

6.2 Reusable Building Blocks

The code fragments below offer common building blocks you will use repeatedly.

1. **Numeric constants** can be defined as binary, octal, decimal (default) or hexadecimal. Here is how you would represent the base 10 number 100 in each of the other three bases,

Binary (Base 2, leading zero):	0B01100100,	0b01100100
Octal (Base 8, leading zero):	0144	
Hexadecimal (Base 16):	0x64, \$64	

2. **The shift left** (<<) operator offers an efficient expression resulting in the setting a specific bit initialization of a byte.

ldi	r16,1<<3	;B00001000
ldi	r17,1< <pb5< td=""><td>;B00100000</td></pb5<>	;B00100000
ldi	r20,7<<4	;B01110000

3. Non-consecutive bits within a byte are set with the or operator (|).

ldi r16, (1<<ICIE1) | (1<<TOIE1) ;falling edges in ICR1H:L

- 4. **Labels as operands**. Use of the .ORG directive assists in laying out your code and data in memory. Labels are aliases for their location in memory and can be used as such as operands.
- 5. **Initializing the pointer registers** (X, Y, and Z) with the starting address of an array is as follows,

ldi XL,low(RPMStart<<1) ;position X and Y pointers to the ldi XH,high(RPMStart<<1) ;start and end addresses of RPM array</pre>

6. **Toggling a specific bit** is best accomplished with the **exclusive-or**, eor. Consider how the **mask**, 0b0010000 can be applied repeatedly to toggle bit 5 of the **data**,

 data:
 0b1111111

 mask:
 0b00100000

data^mask = data: 0b11011111
mask: 0b00100000
data^mask=data: 0b1111111
mask: 0b00100000
data^mask=data: 0b1101111

- 7. Understand the difference between logical NOT and bitwise NOT.

Logical:	ldi	r16,!0xf0	;	Load	r16	with	0x00
Bitwise:	ldi	r16,~0xf0	;	Load	r16	with	0x0f

6.3 Basic Instructions by Function

The complete list of functions either in summary or full descriptions is available off links at the top of our home page.

6.3.0 Register Setting

clr	Rd	;clears a register ($0 \leq d \leq 31$). Same as eor Rd,Rd
ser	Rd	;sets a register to 255 $(16 \leq d \leq 31) \;.$ Same as ldi Rd,\$FF
ldi	Rd,K	;loads the constant K into Rd $(16 \le d \le 31, 0 \le K \le 255)$

6.3.1 Copying

mov	Rd,Rs	;copy contents of Rs to Rd
in	Rd,port	;read the port contents into Rd
out	port,Rs	;write the contents of Rs to the port
lds	Rd,K	;load the contents of address K in SRAM into Rd
sts	K,Rs	;store contents of Rs in address K of SRAM
lpm		;load the contents of address pointed to by Z into RO
рор	Rd	;copy the contents of top of the Stack to Rd
push	Rs	; copy the contents of Rs onto the top of the Stack

6.3.2 Adding

inc	Rd	;add 1 to Rd (rollover)
add	Rd,Rs	;add Rs to Rd (no carry:C flag)
adc	Rd,Rs	;add Rs to Rd (with carry:C flag)
adiw	Rd , K	;add K $(0 \le K \le 63)$ to Rd+1:Rd $(d \in \{24, 26, 28, 30\})$

ROYAL ST. GEORGE'S COLLEGE Advanced Computer Engineering School

6.3.3 Subtracting

dec	Rd	;subtract 1 from Rd (rollover 0-1=255)
sub	Rd,Rs	;store the difference Rd-Rs in Rd
subi	Rd,K	;store the difference Rd-K in Rd ($16 \leq d \leq 31$)
sbc	Rd,Rs	;store the difference Rd-Rs in Rd with carry
sbci	Rd,K	;store the difference Rd-K in Rd with carry

6.3.4 Shift & Rotate

lsl	Rd	;logical shift left: C←Bit7,Bitn+1←Bitn,Bit0←0
lsr	Rd	;logical shift right: 0→Bit7,Bitn+1→Bitn,Bit0→C
rol	Rd	;rotate left: C←Bit7,Bitn+1←Bitn,Bit0←C
ror	Rd	;rotate right: C→Bit7,Bitn+1→Bitn,Bit0→C
asr	Rd	;arithmetic shift right: Bit7 \rightarrow Bit7,Bitn+1 \rightarrow Bitn,Bit0 \rightarrow C

RSGC ACES: Charlieplex Audio-Responsive Equalizer



6.3.5 Binary

and	Rd,Rs	;logical AND: Rd←Rd&Rs
andi	Rd,K	;logical AND: Rd+Rd&K, $(16 \le d \le 31, 0 \le K \le 255)$
or	Rd,Rs	;logical OR: Rd←Rd Rs
ori	Rd,K	;logical OR: Rd+Rd K, $(16 \le d \le 31, 0 \le K \le 255)$
eor	Rd,Rs	;Exclusive OR: Rd+Rd^Rs
com	Rd	;One's Complement: Rd←~Rd or Rd←\$FF-Rd
neg	Rd	;Two's Complement: Rd~~Rd+1 or Rd~0-Rd

6.3.6 Bit Manipulation

sbr	Rd,K	;sets various bits: Rd \leftarrow Rd K, ($16 \le d \le 31, 0 \le K \le 255$)
cbr	Rd,K	;clears various bits: Rd \leftarrow Rd& \sim K, ($16 \le d \le 31, 0 \le K \le 255$)
sbi	A,b	;sets bit in I/O port: A+A (1< <k), <math="">(0 \le A \le 31, 0 \le b \le 7)</k),>
cbi	A,b	;clears bit in I/O port: A+A&~(1< <k), <math="">(0 \le A \le 31, 0 \le b \le 7)</k),>

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x15 (0x35)	TIFR0	-	-	_	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	_	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-		-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	_	-	-	_	-	-	_	
0x11 (0x31)	Reserved	_	_	_	_	_	-	_	-	0
0x10 (0x30)	Reserved	-		-	-	-		-	-	
0x0F (0x2F)	Reserved	-	(.)	-	-	_	-		-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	_		_	-	_	-	_	-	
0x0C (0x2C)	Reserved	_		-	_	-	-	-	-	5
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	92
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	92
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	92
0x08 (0x28)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	91
0x07 (0x27)	DDRC	_	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	91
0x06 (0x26)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	92
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	91
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	91
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINBO	91
0x02 (0x22)	Reserved	_	-	-	_	-	_	-	_	
0x01 (0x21)	Reserved	-	-	<u> </u>	-	2 <u>—</u> 2	-		-	
0x0 (0x20)	Reserved	-		-	-		-	-	-	0

6.3.7 Compare

ср	Rd,Rs	;Form Rd-Rs to influence SREG Flags ($0\leq d\leq 31$)
cpi	Rd,K	;Form Rd-K to influence SREG Flags ($16 \leq d \leq 31$)
tst	Rs	; influence N and Z SREG flags based on Rs $(0 \le d \le 31)$

6.3.8 Jump: Unconditional

rjmp K	;unconditional branch $\pm 2\text{K}$ words from current address
rcall K	;call to subroutine ±2K words from current address
ret	;return from subroutine (STACK operation)
reti	;return from interrupt (STACK operation)

6.3.9 Skip: Conditional

sbic	A,b	;skip	next	statement	if	bit	in	IO	rec	gister	is	clear
sbis	A,b	;skip	next	statement	if	bit	in	IO	rec	gister	is	set
sbrc	Rd,b	;skip	next	statement	if	bit	in	Rd	is	clear		
sbrs	Rd,b	;skip	next	statement	if	bit	in	Rd	is	set		

6.3.10 Branch Instructions

Branch instructions are employed with the intent of immediately altering the contents of Program Counter (*that is, the address of the next instruction to be executed*) based on a flag, or combination of flags in the Status Register as a result of the previous executable statement. Unlike the rcall instruction that returns control to the *'what would have been the next instruction'* after the function is complete, branch instructions alter the **Program Counter** permanently.

BRANCH INST	TRUCTION S				
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2



6.4 Signed Representation of Numbers

Due to the limitations of hardware it is simply not practical to maintain the normal arithmetic conventions of + and – signs as indicators of positive and negative numbers.

Even if that were possible, in designing a technique for the signed representation of numbers, computer engineers realized that whatever they came up with should place no additional burden on arithmetic operations for positive and negative operands.

Although a number of strategies have been employed for the signed representation of, binary numbers is *two's complement algorithm*.

6.4.0 Two's Complement

The accepted process of negation for binary numbers is referred to as the *two's complement* algorithm. This is a two-step process by which you form the *one's complement* first and then add 1. Three examples appear below. Explain each one in terms of it's decimal equivalent.



Note that the value 10000000 is its own *two's complement* value! What to do? Since the msb is 1 computer engineers decided that, to be consistent, it should be interpreted as a negative number, and the largest number in the range at that! This is why signed integer ranges are always asymmetric as in, $-128 \le n < 127$, $-32768 \le n < 32767$, etc.

6.5 Expressions

AVR expressions are constructed from numeric constants, operators, labels (addresses) and functions.

6.5.0 Operators

Operator	Description	Precedence	Assoc	Example
!	Logical NOT	14	None	ldi r16,!0xf0 ;Load r16 with 0x00
~	Bitwise NOT	14	None	ldi r16,~0xf0 ;Load r16 with 0x0f
-	Unary Minus	14	None	ldi r16,-2 ;Load -2(0xfe) in r16
*	Multiplication	13	Left	ldi r30,label*2;Load r30 with label*2
/	Division	13	Left	ldi r30,label/2;Load r30 with label/2
%	Modulo	13	Left	ldi r30,label%2;Load r30 with label%2
+, -	Add, Sub	12	Left	ldi r17,c1-c2 ;Load r17 with c1-c2
<<, >>	Shift left, right	11	Left	ldi r17,c1>>c2 ;Load r17 with c1 shifted right c2 times
<,<=,>,>=	Sign: 0 or 1	10	None	ori r18,bitmask*(c1 <c2)+1 ;or="" r18<br="">with an expression</c2)+1>
==, !=	Sign: 0 or 1	9	None	andi r19,bitmask*(c1==c2)+1 ;And r19 with an expression
&	Bitwise AND	8	Left	<pre>ldi r18,high(c1&c2) ;Load r18 with an expression</pre>
۸	Bitwise XOR	7	Left	ldi r18,low(c1^c2) ;Load r18 with an expression
Ι	Bitwise OR	6	Left	ldi r18,low(c1 c2) ;Load r18 with an expression
&&	Logical AND	5	Left	<pre>ldi r18,low(c1&&c2) ;Load r18 with an expression</pre>
Ш	Logical OR	4	Left	<pre>ldi r18,low(c1 c2) ;Load r18 with an expression</pre>
?:	Ternary	3	None	ldi r18, a > b? a : b ;Load r18 with the maximum numeric value of a and b.

https://www.microchip.com/webdoc/index.html

6.5.1 Expression Separation Functions

The AVR Assembler offers a number of built-in functions to facilitate your coding. A useful collection of functions allows you to separate bytes and words from larger expressions. Here is a list taken from the,

AVR Assembler's User's Guide (https://www.microchip.com/webdoc/)

Functions defined for the assembler.

- · LOW(expression) returns the low byte of an expression
- HIGH(expression) returns the second byte of an expression
- BYTE2(expression) is the same function as HIGH
- BYTE3(expression) returns the third byte of an expression
- BYTE4(expression) returns the fourth byte of an expression
- LWRD(expression) returns bits 0-15 of an expression
- HWRD(expression) returns bits 16-31 of an expression
- PAGE(expression) returns bits 16-21 of an expression
- EXP2(expression) returns 2 to the power of expression
- LOG2(expression) returns the integer part of log2(expression)
- INT(expression) Truncates a floating point expression to integer (i.e. discards fractional part)
- FRAC(expression) Extracts fractional part of a floating point expression (i.e. discards integer part).

The last four functions support your mathematics algorithms.

RSGC ACES Universal Shield V1: R2R Ladder as a DAC



6.6 Variables

Variables required an identifier (address) and storage space (bytes).

A **label** serves as the variable's identifier and bytes of storage can be set aside in any of the three memories (Program Flash, SRAM or EEPROM) through the use of **assembler directives**.

6.6.0 Variable Use in SRAM

This example demonstrates the use of byte-size variables in SRAM. Use of the <code>.DSEG</code> and <code>.BYTE</code> assembler directives ensure the storage for the <code>count</code> variable is located in SRAM. The assembly instructions <code>lds</code> and <code>sts</code> are the load and store instructions for SRAM addresses.

```
rsgcaces > AVROptimization > 2_Small_Steps > VariablesSRAM.asm
```

The screen capture below was taken at the end of a debug session with the Memory and Processor Windows (Debug>Windows>etc.) revealing the contents of their respective locations.

Notes.

- The SRAM free memory map begins at 0x0100 as expected and without the use of the .org directive this is default location of the where the value is loaded.
- An inline expression is used to calculate the target address of an sts instruction.
- The swap instruction interchanges the high and low nibbles of a byte.

1	/*		Memory 1						- 🗆 ×	
2	* VariablesSKAM.asm	12.00 PM	Memory:	data IRAN	Й.		-			
3	* Created: 8/12/2018 3:3	2:09 PM	data Ø	0100	ab	ha 00 00	9 00 00 0	90 00 00	« <u>0</u>	
4	* Author: Chris D'Arcy		data 0	0100	00	00 00 00			• • • • • • • • •	
5	*/		data Øs	0112	aa P	rocessor				* 🗆 X
6	.DSEG		data 0	0112	00	Name	0.00	Value		
7	count:		data 0	0424	00	R08	0x00			*
8	.BYTE 2 ;	reserve two bytes in SRAM	data 0>	(0124	99	R09	0x00			
9	.def util=r16 ;	provide an alias for r16	data 0>	<012D	00	R10	0x00			
10	.CSEG		data 0>	(0136	00	R11	0x00			
11	.org 0x0000		data 0>	<013F	00	R12	0x00			
12	rimp reset		data 0>	(0148	00	R13	0x00			
13	org AxA1AA		data 0>	(0151	00	R14	0x00			
14	neset:		data 0>	(015A	00	R15	0x00			E
10	ldi util QuAP	anonana a cample value for st	data 0>	(0163	00	K10 017	0xAB	8		
15	IUI ULII, OXAD ,	prepare a sample value for sc		100000		R18	0,00	N.		
10	sts count,util ;	an assignemnt statement				R19	0x00			
1/	Ids r1/,count ;	retrieve the value from SRAM				R20	0x00			
18	swap r17 ;	perform some verifiable opera	tion			R21	0x00			
19	<pre>sts count+1,r17;</pre>	store the modified byte value			- L		0.00			
20	rjmp reset									
21										

6.6.1 Variable Use in Program Flash and EEPROM

The ATmega328P offers just under 2 KB of SRAM. This space has to accommodate variables as well as the Stack which grows from the end of SRAM (0x8FF), upwards.

If SRAM space for your variables gets tight, you can consider using Program Flash or even EEPROM as a source of additional storage. The . DB, .DW, . DD, and . DQ assembler directives are used to reserve space in Program Flash or EEPROM.

6.6.1.0 .DB

(*From online help*)Define constant byte(s) in program memory and EEPROM. The <u>DB</u> directive reserves memory resources in the program memory or the EEPROM memory. In order to be able to refer to the reserved locations, the DB directive should be preceded by a label. The DB directive takes a list of expressions, and must contain at least one expression. The DB directive must be placed in a Code Segment or an EEPROM Segment.

The expression list is a sequence of expressions, delimited by commas. Each expression must evaluate to a number between -128 and 255. If the expression evaluates to a negative number, the 8-bits twos complement of the number will be placed in the program memory or EEPROM memory location.

If the DB directive is given in a Code Segment and the expression-list contains more than one expression, the expressions are packed so that two bytes are placed in each program memory word. *If the expression-list contains an odd number of expressions, the last expression will be placed in a program memory word of its own, even if the next line in the assembly code contains a DB directive.* The unused half of the program word is set to zero. A warning is given, in order to notify the user that an extra zero byte is added to the .DB statement.

6.6.1.1 .DW

Define constant word(s) in program memory and EEPROM.

The <u>DW</u> directive reserves memory resources in the program memory or the EEPROM. In order to be able to refer to the reserved locations, the DW directive should be preceded by a label. The DW directive takes a list of expressions, and must contain at least one expression. The DB directive must be placed in a Code Segment or an EEPROM Segment.

The expression list is a sequence of expressions, delimited by commas. Each expression must evaluate to a number between -32768 and 65535. If the expression evaluates to a negative number, the 16-bits two's complement of the number will be placed in the program memory or EEPROM location.

6.6.1.2 .DD

Define constant double-word(s) in program memory and EEPROM.

This directive is very similar to the <u>DW</u> directive, except it is used to define 32-bit (double-word). The data layout in memory is strictly little-endian.

6.6.1.3 .DQ

Define constant quad-word(s) in program memory and EEPROM.

This directive is very similar to the \underline{DW} directive, except it is used to define 64-bit (quad-word). The data layout in memory is strictly little-endian.

6.6.1.4 Example: Variable in Flash

The example below makes use of the four assembler directives that both reserve storage space in Program Flash and initialize the byte contents at the same time.

rsgcaces > AVROptimization > 2 Small Steps > VariablesFlash.asm

Once the VariablesFlash project is created, select the Simulator Tool and use the debugger to step through the code. Be sure to have the Memory: Program Flash and Processor windows open (Debug>Window>...)

Solu	tion Expl	lorer Propertie	s VariablesFlash <mark>Variabl</mark>	esFlash.asm ×											
	1	/*						1	Processo	r				* D :	k i
	2	* Variable	esFlash.asm					- 1	N	ame		Value			٦.
	3	*						- 1	R16		0x4	1			
	4	* Create	d: 8/14/2018 6:29:39	AM				- 1	R17		0x0	D			
	5	* Author	r: Chris Darcy					- 1	R18		0x0	D			
	6	*/						- 1	R19		0x0	D			
	7	.def ut:	il=r16 ;provi	de an alias	for r16			- 1	R20		0x0	0			
	8	.CSEG						- 1	R21		0x0	0			
	9	.org Øx	9000					- 1	R23		0x0	5 D			
	10	rjmp	reset					- 1	R24		0x0	0			
	11	;Flash Var:	iables					- 1	R25		0x0	D			
	12	.org Øx	0030					- 1	R26		0x0	D			н.
	13	vars: .D	B 'A', 255, 0b010101	.01, -128, 0	xaa, "ab", 0			- 1	R27		0x0	D			
	14	words: .DI	0x5876, 0b10011100	01010101, -	32768, 65535			- 1	R28		0x0	0			-
	15	dwords: .D	0 0, 0xfadebeef, -21	47483648, 1	<< 30			- 1	R29		0x0	1			н.
	16	gwords: .D	0,0xfadefeeddeadbe	ef, 1 << 62				_	100		0.00	•			
	17	.org Øx	0060		Memory 1										
	18	reset:			Memory: prog FL	ASH			-						
	19	ldi	ZH, high(vars<<1)	;the lpm	prog 0x0000	5f (c0 ff	ff	ff ft	f ff	ff ff	<u>Àÿÿÿÿÿÿÿ</u>	*	ister	
	20	ldi	ZL, low(vars<<1)	addresse	prog 0x0009	ff t	ff ff	ff	ff ft	f ff	ff ff	<u>ÿÿÿÿÿÿÿÿÿ</u> ÿ	2		
	21	lpm	util,Z+	:Step thr	prog 0x0012	ff t	ff ff	ff	ff ft	f ff	ff ff	<u> </u>			
->	22	lpm	util,Z+	;watch r1	prog 0x001B	ff t	ff ff	ff	ff ft	f ff	ff ff	уууууууууу	2		
	23	lpm	util.Z+	;lpm Z+ i	prog 0x0024	ff t	ff ff	ff	ff ft	f ff	ff ff	уууууууууу		ncrement	
	24	lpm	util.Z+	;which ma	prog 0x002D	ff t	ff ff	ff	ff ft	f ff	ff ff	ÿÿÿÿÿÿÿÿÿÿ		rogram Flash	
	25	lom	util.Z+		prog 0x0036	ff t	ff ff	ff	ff ft	f ff	ff ff	<u>ÿÿÿÿÿÿÿÿÿ</u> ÿ			
	26	lom	util.Z+	1	prog 0x003F	ff t	ff ff	ff	ff ft	f ff	ff ff	<u>ÿÿÿÿÿÿÿÿÿ</u>			
	27	lom	util.Z+		prog 0x0048	ff t	ff ff	ff	ff ft	f ff	ff ff	<u> </u>			
	28	lom	util.7+		prog 0x0051	ff t	ff ff	ff	ff ft	f ff	ff ff	<u><u>ÿÿÿÿÿÿÿÿÿ</u>ÿ</u>			
	29	rimp	reset	; redo	prog 0x005A	ff t	ff ff	ff	ff ft	F 41	ff 55	ÿÿÿÿÿÿAÿU			
100.0		. J.mp		,	prog 0x0063	80 8	aa 61	62	00 76	5 58	55 9c	€ªab.vXUœ	-		
100 .	/0 • 1												100		

6.6.1.4.0 Questions

- 1. What is meant by *little* and *big* endian?
- 2. What is the AVR byte order (little or big endian)?
- 2. The first executable instruction, rjmp reset, appears as 5f c0. Interpret these contents.
- 3. Identify the byte address of vars
- 4. What is the most efficient way express the largest possible positive value for,
 - a) a double word (.DD)
 - b) a quad word (.DQ)
- 5. Explain Lines 19 and 20.
- 6. How is the decimal value 32768 stored? Explain this.

6.7 Arrays

An array declaration reserves a contiguous block of storage under a single identifier that is used to identify the base address of the storage block. Initialization of the elements is optional.

The requirement that the data in an array to be homogenous enables the index of each cell to be used to determine the address of the element as an offset from the base address.

6.7.0 C Array Example

Let's start with familiar high-level C code that declares and initializes an integer array, before proceeding to total the contents. A complete debugging session leaves SRAM in the state shown.

Disassembl	v Solution Explorer Properties ArrayExample1	Arra	vExample1	.c X		cp.			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	IU	уш	21011	.p.cc	T
ArrayEx	ample1.c • 🗧 💠 C:\Users\Chris Darcy\Docum	ents\MyA	tmelStudio	Array	Exam	ple1\/	Array	Exam	ple1\/	Array	Exam	ple1.c		
1	□/* * ArravExample1.c	Memory	/2											×
3	*	Memor	ry: data If	RAM					•					
4	* Created: 8/17/2018 8:16:22 AM	data	0x0100	10	02	4d	28	6b	00	f2	05	00	M(k.ò	-
5	* Author: Chris Darcy	data	0x0109	00	00	00	00	00	00	00	00	00		
6	*/	data	0x0112	00	00	00	00	00	00	00	00	00		
7		data	0x011B	00	00	00	00	00	00	00	00	00		
8	<pre>#include <avr io.h=""></avr></pre>	data	0x0124	00	00	00	00	00	00	00	00	00		
9	uint8 t A [] = $\{16, 2, 77, 40, 107\};$	data	0x012D	00	00	00	00	00	00	00	00	00		
10	uint8 t B [] = $\{0x20, 0x30\};$	data	0x0136	00	00	00	00	00	00	00	00	00		
11	uint8 t i, sum = 0;	data	0x013F	00	00	00	00	00	00	00	00	00		
12	⊡int main(void)	data	0x0148	00	00	00	00	00	00	00	00	00		
13	{	data	0x0151	00	00	00	00	00	00	00	00	00		
14	<pre>for(i=0; i<5; i++)</pre>	data	0x015A	00	00	00	00	00	00	00	00	00		-
15	<pre>sum+=A[i];</pre>	🔲 Me	mory 1 🔳	Memo	ory 2									
-> 16	}	-												

6.7.0.0 Comments and Observations from C Array Example

Some notable aspects from the graphic above include the following,

- 1. **Line 9:** The storage for the byte array **A** is located within SRAM and starts at **@0x0100**, immediately following the bank of 256 registers (32 GP, 64 IO and 160 Extended)
- 2. Line 9: The byte order of the array matches the initialization order
- 3. **Line 9**: The assembler maintains storage allocation to **even** byte boundaries. Since an odd number of elements were defined, it pads the storage with an extra byte (**@0x0105**)
- 4. **Line 10:** Although the byte array B is declared and initialized, since the assembler recognizes that it is never referenced, no storage is set aside for its use.
- 5. **Line 11**: The assembler appears to use a JIT (Just in Time) storage allocation strategy. Although the variable *i* is declared *before* the variable sum, only the latter's value is known at this time, so it is given the next available free address, @0x0106. Stepping through the code, you'll notice the updating of SRAM is suspended until the loop is finished.

0

6. Line 16: Immediately following the end of the main method, the disassembled version appears.

--- C:\Users\Chris Darcy\Documents\MyAtmelStudio\ArrayExample1\ArrayExample1\Debug/.././ArrayExample1.c

{			Memor	0/2									T	X
00000053	LDS R18,0x0106	5 Load direct from data space	Wiemo	· / 2						11				
00000055	LDI R30,0x00	Load immediate	Memo	ory: data IRA	AM	_				•			6	
00000056	LDI R31,0x01	Load immediate	data	0x0100	10	02	4d	28	6b	00 -	F2 0	5 00	M(k.ò	^
00000057	LDI R24,0x05	Load immediate	data	0x0109	00	00	00	00	00	00 (90 0	0 00		
00000058	LDI R25,0x01	Load immediate	data	0x0112	00	00	00	00	00	00 (90 0	0 00		
s	um += A[i];		data	0x011B	00	00	00	00	00	00 (<u>90</u> 0	0 00		
00000059	LD R19.Z+	Load indirect and postincrement	data	0x0124	00	00	00	00	00	00 (<u>90</u> 0	0 00		
00000054	ADD R18 R19	Add without carry	data	0x012D	00	00	00	00	00	00 (0 00	0 00		
for(i	=0: i<5: i++)	had hitchoac comp	data	0x0136	00	00	00	00	00	00 (90 0	0 00		
0000005B	CP R30 R24	Compare	data	0x013F	00	00	00	00	00	00 0	90 0	0 00		
(·\lle	ens\Chnis Dancy	(Documents \MyAtmelStudio \AppayExampl	data	0x0148	00	00	00	00	00	00 0	0 00	0 00		
00000050	CPC R31 R25	Compane with cappy	data	0x0151	00	00	00	00	00	00 (0 00	0 00		
00000050	BRNE PC-0x04	Branch if not equal	data	0x015A	00	00	00	00	00	00 (0 00	0 00		-
0000005E	STS 0x0106,R18	Store direct to data space	🔲 Me	emory 1 🔳	Mem	ory 2								
00000060	LDI R24,0x05	Load immediate												_
00000061	STS 0x0107,R24	Store direct to data space												
}	<i>.</i>													
00000063	LDI R24,0x00	Load immediate												
00000064	LDI R25,0x00	Load immediate												
00000065	RET Subr	outine return												

6.7.1 Data Indirect Addressing Modes

Beyond their use as general purpose registers, the two-byte combinations R27:R26, R29:R28, and R31:R30 are given aliases (X, Y, and Z, respectively), for the purpose of facilitating the addressing of memory. These registers serve as 16-bit address pointers for indirect addressing of SRAM.



Look back at the disassembled version of the C array example at the top of this page, in particular Lines 55 and 56. Explain what this is doing.

Explain lines 57 and 58.

Explain the body of the loop: lines 59 to 5D.

Explain the exit of the loop: lines 5E to 61.



6.7.2 Assembly Example

With a working knowledge of the high-level C array example above, we take on the assembly equivalent. In doing so, we optimize where we can.

```
rsgcaces > AVROptimization > 2 Small Steps > ArrayExample1.asm 🍙
/*
 * ArrayExample1.asm
 * Created: 8/18/2018 8:21:17 AM
 *
   Author: Chris Darcy
 */
 .DSEG
                               ;
.BYTE
          6
                              ;reserve an even number of bytes in SRAM
 .CSEG
.org 0x0000
     rjmp copy
.org 0x0030
A: .DB 16,2,77,40,107,0 ;define and initialize the array, A
Aend:
.org 0x0100
                              ;.BYTE does not permit initialization
copy:
     ldi ZL,low(A<<1) ;we frst copy from program flash to SRAM
ldi ZH,high(A<<1) ;lpm instruction requires Z register
ldi YL,low(Aend<<1) ;point Y to the end of the array</pre>
      ldi YH,high(Aend<<1) ;</pre>
      clr XL
                             ;point X to the start of SRAM
      ldi XH,0x01
                             ;
      lpm r0,Z+
                             ;Load from program memory and postincrement
     st X+,r0
cp ZL,YL
brne PC-0x03
                              ;Store indirect and postincrement
                             ;end of the array? Compare low bytes
                            ;branch if not equal
                             ;leave X at first address after array
      clr r18
                             ;zero a register for sum prior to accumulation
                             ;point Z to the beginning of the array
      clr ZL
      ldi ZH,0x01 ;SRAM address: 0x0100
          r19,Z+ ;get the (next) element of the array
r18,r19 ;add it to the running sum: sum += A[i];
      ld r19,Z+
      add
      cp ZL,XL
                             ;end of the array? Compare low bytes
      brne PC-0x03
                             ; branch if not at end
     st Z,r18
                              ;store sum in SRAM
wait: rjmp wait
                              ;done...
```

2.7.2.0 Comments and Observations from Assembly Array Example

1. Comparing this assembly version with the disassembled version of the C code, identify as many improvements, efficiencies, or optimizations that you can.

2.

6.8 If...then...else

For practice using branch instructions, consider coding an if...then...else structure in assembly. Specifically, place an RGB LED in pins 10 through 13 of you Arduino. Obtain a value for temp and display the red LED if it's greater than 25°, and the blue LED if it's less than 15°.

```
rsgcaces > AVROptimization > 2_Small_Steps > IfThenElse.asm
                                                                   ()
/*
 * IfThenElse.asm
 *
 * Created: 8/8/2018 3:19:27 PM
 *
   Author: Chris Darcy
 */
.def util = r16
                                ;
.def led = r17
                                ;
.equ COOL = 15
                                ;
.equ WARM = 25
                                ;
.equ temp = 10
                                ;
.equ red = 1<<PB2
                                ;
.equ qnd = 1<<PB3
                                ;
.equ blue = 1<<PB5
                                ;
.org 0x0000
     rjmp reset
                                ;
.org 0x0100
reset:
     rcall initPORT
                                ;
again:
     rcall getTemp
                                ;
     cpi r16,COOL
                                ;
     brmi sayCool
                                ;
     cpi r16,WARM
                                ;
     brpl sayWARM
                                ;
     rjmp again
                                ;
sayCool:
     ldi led,blue
                                ;
     out PORTB, led
                                ;
     rjmp again
                                ;
sayWarm:
     ldi led, red
                                ;
     out PORTB, led
                                ;
     rjmp again
                                ;
initPORT:
     ldi util, red|gnd|blue
                                ;
          DDRB,util
     out
                                ;
     ret
getTemp:
     ldi
         r16,temp
                                ;
     ret
```
6.9 Loop

A **loop** is a structure in which a block of statements is repeated until an **event** occurs. In high-level languages the **event** is coded as a boolean expression (aka. condition).

If the number of repetitions (aka iterations) is not known in advance, the convention is to code the structure using the **while** keyword.

If the number iterations **is known in advance**, the convention is to code the structure using the **for** keyword.

Assembly languages do not have data types, per se, so a boolean expression is reduced to an interpretation of the state of one or more flags of the Status Register.

6.9.0 for Loop

Here's an example of how you might code a **for** loop that iterates from 9 to 0 inclusive, mimicking the C statement, for (uint8_t i=0; i<10, i++).

```
rsgcaces > AVROptimization > 2 Small Steps > folLoop.asm
/*
 * forLoop.asm
 * Performs 10 iterations (5 cycles) of Blinking LED on pin 13
 * Author: Chris Darcy
.equ START = 0 ; lower bound of for loop
.equ END = 10 ; upper (exclusive) bound of for loo
.def index = r18 ; index of the for loop (lcv)
.equ PIN13 = 1<<PB5 ; visual confirmation of iteration
.def util = r16 ; generic utility register
.def led = r17 ; led register for terr?'
 */
                                           ;upper (exclusive) bound of for loop
                                             ; led register for toggling purposes
.org 0x0000
        rjmp setup
0×0100
                                           ;let's use the Arduino C terminology
.org 0x0100
                                             ;well past the interrupt jump vector table
setup:
        ldi led,PIN13 ;one-time code
out DDRB,led ;set PORTE bit
                                           ;set PORTB bit 5 for output (pin 13)
loop:
         clr util
        outPORTB,util; start with LED on pin 13 OFFldiindex,START; initialize loop control variable
forLoop:
        preqexit, are we rimshed?eorutil,led; if so, exit the for loopoutPORTB,util; body of the for loop: toggle state of pin 13outPORTB,util; display itrcalldelay1s; admireincindexrcall
                                           ;advance the loop control variable
                                           ; back to the top of the for loop
        rjmp forLoop
exit:
        rcall delay1s
rcall delay1s
rcall delay1s
                                         ;admire
                                           ;admire
                                            ;admire
        rjmp loop
                                              ; included in download
delay1s:
```

۲

7 AALP: Arithmetic and Mathematics

The table of Arithmetic and Logic Instructions below is taken from Atmel's AVR 8-bit Instruction Set Manual.

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S			
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	Rd ← Rd + Rr + C	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:RdI ← Rdh:RdI - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	Rd ← Rd • (0xFF - K)	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2

http://mail.rsgc.on.ca/~cdarcy/Datasheets/InstructionSetSummary.pdf

7.0 Terminology: Overflow and Underflow

Like the odometer on your car, when you go past the maximum value your display can represent the count simply rolls over and the counting starts again at 0. In computing, when an arithmetic operation on an MCU results in a value too large for the target register to contain we refer to this as an **overflow** condition.

The interpretation of the term **underflow** depends on the context. For **fixed point** numbers (integers), such as the 8-bit registers we are using, an underflow condition is said to occur when the value would be less than the minimum value an integer (register) can hold (0). For **floating point** numbers, an underflow condition occurs when the result of an arithmetic operation results in a value too close to zero to distinguish it from the same.

7.1 Adding or Subtracting One from a Register

Incrementing and decrementing a register, the hallmark of counting and loop control, is best accomplished through the dedicated instructions inc and dec. Each instructions requires only a single register from r0 through r31. Overflow and underflow conditions will generate SREG flag responses that can be monitored with branch instructions.

7.2 Multiplying and Dividing a Single Byte by a Power of 2

Just as shifting the digits to the left or right of a decimal number has the effect of multiplying or dividing by a power of 10 so, too, does shifting bits in a binary number have the effect of doing the same for powers of 2. Furthermore, hardware circuits are embedded within the processor's **hardware** to expedite the process. Not surprisingly then, the following instructions figure prominently in low-level multiplication and division routines.

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BIT AND BIT-TEST I	NSTRUCTIONS				
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	Rd(0)←C,Rd(n+1)← Rd(n),C←Rd(7)	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	Rd(7)←C,Rd(n)← Rd(n+1),C←Rd(0)	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1

7.2.0 Multiplying a Single Byte by a Power of 2

In this example, the intent is to multiple a single byte by **four**. Recognizing this operation could result in two-byte, 16-bit outcome, we designate a registers as the high byte of the eventual product and clear it at the outset. The lsl (logical shift left) instruction is used on the lower byte because it will shift the contents one bit to the left, a zero is shifted into the lowest bit and the highest bit is shifted into the carry flag. We immediately employ a rol (rotate left though Carry) instruction command on the high byte because it will also shift contents one bit to the left, but it will shift the contents of the Carry Flag into the lowest bit. Every time we shift the multiplicand to the left we are multiplying by two. So, to multiply by four we simply repeat this pair of instruction.

1	/*															
2	* Multip	lySingleBytebyPowerof2.	asm													
3	* This	example quadruples the	multiplicand													
4	* origi	nally placed in the AH:	AL register pa	ir												
5	* Creat	ed: 8/19/2018 5:01:32 H	Processor						-	ΠX						
6	* Author	: Chris Darcy	Name	Value												
7	*/		Program Counter	0x00000007	Manager	1									_	
8	.def A	L=r16	Stack Pointer	0x08FF	Memory	1					_					
9	.def A	H=r17	X Register	0x0000	Memory	/: data RE	GISTE	RS			•	8				
10	.set m	ultiplicand = 100	Y Register	0x0000	data (0x0000	00	00	00	00 0	0 00	00	00	00		^
11	.org 0	x0000	Z Register	0x0000	data (0x0009	00	00	00	00 0	0 00	00	90	01		
12	rjmp	reset	Status Register		data (0x0012	00	00	00	00 0	0 00	00	00	00		
13	reset:		Frequency	1.000 MHz	data (0x001B	00	00	00	00 0	0 00	00	00	00		
14	ldi	AL, multiplicand	Stop Watch	7.00 µs	data (0x0024	00	00	00	00 0	0 00	00	00	00		
15	clr	AH	Registers		data (0x002D	00	00	00	00 0	0 00	00	00	00		
16	lsl	AL	R00	0,00	data (0x0036	00	00	00	00 0	0 00	00	00	00		- m
17	rol	AH	R01	0x00	data (0x003F	00	00	00	00 0	0 00	00	00	00		
18	lsl	AL	R02	0x00	data (0x0048	00	00	00	00 0	0 00	00	00	00		
19	rol	AH	R03	0x00	data (0x0051	00	00	00	01 0	0 00	00	00	00		
20	wait:		R04	0x00	data (0x005A	00	00	00	ff e	8 00	00	00	00	ÿ	
21	rjmp	wait	R05	0x00	data (0x0063	00	00	00	00 0	0 00	00	00	00		
					data (0x006C	00	00	00	00 0	0 00	00	00	00		
					data (0x0075	00	00	00	00 0	0 00	00	00	00		Ψ.

7.2.1 Dividing Two-Byte (Word) Dividend by a Power of 2

The AVR Instruction Set does not contain a divide instruction. This must be accomplished, manually. Later on we'll tackle general divisors but, for now, we'll restrict ourselves to dividing by powers of 2. As with multiplication, division of binary numbers by powers of 2 can be accomplished by shifting bits to the right. To make things more interesting, we'll start with the 16-bit product of our previous example (400) as our initial dividend. It should be apparent that we are simply undoing the multiplication steps.

The lsr (logical shift right) instruction is applied to the high byte because it will shift the contents one bit to the right, a zero is shifted into the highest bit and the lowest bit is shifted into the Carry Flag. We then employ the ror (rotate right though Carry) command on the low byte because it will also shift contents one bit to the right, but it will shift the contents of the Carry Flag into the highest bit. Every time we shift the dividend to the right we are dividing it by two. So, to divide by four, we simply shift the entire dividend to the right two times.

DivideTwoB	/teDividendby4	I.asm* ×										
1 2 3 4	/* * Divi * This * Cre * Auth	deTwoByteDividendby4.asm example divides the divi ated: 8/19/2018 5:48:11 P	dend by 4 M									
6	*/	Al-p16	Processor Name	Value					×			
8	.def	AH=r17	Program Counter Stack Pointer	0x00000007 0x08FF 0x0000	Memory 1 Memory:	data REGISTER	RS			-		• □ × [•]
10	.org	0x0000	Y Register Z Register	0x0000 0x0000	data 0x0	000 000 009 00	00	00 00	00 00	00 00	00 0 64 0	^ 0(
11	reset:	p reset	Status Register Cycle Counter	ITHSVNZC 7	data 0x0	0012 00	00 0	00 00	00	00 00	00 0	0
13	ldi	AL, low(dividend) AH, high(dividend)	Frequency Stop Watch	1.000 MHz 7.00 μs	data 0x0	001B 00 0024 00	00 0	00 00	00	00 00	00 0	90
15 16	lsr ror	AH AL	Registers	0x00	data 0x0	0036 00	00 0	00 00	00	00 00	00 0)0
17 18	lsr	AH AL	R01 R02	0x00 0x00	data 0x0 data 0x0	003F 00 0048 00	00 0	00 00 00 00	00 00	00 00 00 00	00 0	10 10
19	wait: rjm	p wait	R03 R04	0x00 0x00	data 0x0 data 0x0	0051 00 005A 00	00 0	00 01 00 ff	00 08	00 00 00 00	00 0)0ÿ
			RUS	0x00	data 0x0 data 0x0	0063 00 006C 00	00 0	00 00 00 00	00 00	00 00 00 00	00 0	90 90
					data AxA	0075 00	00 0	0 00	00	00 00	00 0	

7.3 Byte Arithmetic

Care must be taken when employing arithmetic operations involving single byte registers to appreciate **overflow** and **underflow** situations. When either condition is triggered, the **C** flag within the SREG is set to allow you to recognize and respond to it in some manner.

7.3.0 Byte Addition with Overflow (Carry Flag)

This example serves to demonstrate an **overflow** condition triggered by the addition of two registers in which the sum exceeded 255. The BRCS (Branch if Carry Set) instruction MUST immediately follow the instruction that generated the condition. Note that the lower order 8 bits of the sum (in A) remains accurate. Create the project, obtain the course code, and step through a debugging session to experience it for yourself.

```
rsgcaces > AVROptimization > 2_Small_Steps > SingleByteAddition.asm
```

gleByteAd	dition.asm ×						
1	/* * SingleByteAddition asm	Processor			- = ×		
3	* Designed to generate Carry F	Name	Value	Memory 1			- □ ×
4	* Created: 8/19/2018 9:45:58	Program Counter	0x00000004	Memory: data RE	GISTERS	•	•
5	* Author: Chris Darcy	X Register	0x0000	data 0x0000	00 00 00 00	00 00 00 00 00	^
6	*/	Y Register	0x0000	data 0x0009	00 00 00 00	00 00 00 01 81	
7	.def A=r16	Z Register	0x0000	data 0x0012	00 00 00 00	00 00 00 00 00	
8	.def B=r17	Status Register	I T H <mark>S V</mark> N Z C	data 0x001B	00 00 00 00	00 00 00 00 00	
9	.org 0x0000	Cycle Counter	4	data 0x0024	00 00 00 00	00 00 00 00 00	
10	rjmp reset	Frequency	1.000 MHz	data 0x002D	00 00 00 00	00 00 00 00 00	
11	reset:	Stop watch	4.00 µs	data 0x0036	00 00 00 00	00 00 00 00 00	
12	ldi A,128	Registers		data 0x003F	00 00 00 00	00 00 00 00 00	
13	ldi B,129	R00	0x00	data 0x0048	00 00 00 00	00 00 00 00 00	
14	add A,B	R01	0x00	data 0x0051	00 00 00 01	00 00 00 00 00	
15	brcs overflow	R02	0x00	data 0x005A	00 00 00 ff	08 19 00 00 00	
16	wait:	R04	0x00	data 0x0063	00 00 00 00	00 00 00 00 00	
17	rimp wait	R05	0x00	data 0x006C	00 00 00 00	00 00 00 00 00	
18	overflow:			data 0x0075	00 00 00 00	00 00 00 00 00	•
19	rimp PC-1						

7.3.1 Byte Subtraction with Underflow (Carry Flag)

The difference between the two registers yields a value less than (0) triggering an underflow.

```
rsgcaces>AVROptimization> 2_Small_Steps > SingleByteSubtraction.asm
```

Singl	eByteSu	btraction Single	ByteSubtraction.asm ×														
	1	/* * SingleBy	teSubtraction.asm	Processor						•	=×						
	3	* Designed	to generate under	f1 Name	Value	Memory	y1									-	=×
	4	* Created	1: 8/19/2018 9:47:0	5 Program Counter	0x00000004	Memo	ry: data REC	GISTER	RS			•					**
	5	* Author:	Chris Darcy	X Register	0x0000	data	0x0000	00	00	00	00 0	9 00	00	00	00		-
	6	*/		Y Register	0x000x0	data	0x0009	00	00	00	00 0	9 00	00	ff	81	ÿ.	2
	7	.def A=r	16	Z Register	0x000x0	data	0x0012	00	00	00	00 0	9 00	00	00	00		
	8	.def B=r	17	Status Register	🗉 T H S V N Z C	data	0x001B	00	00	00	00 0	00	00	00	00		
	9	.org 0x0	0000	Cycle Counter	4	data	0x0024	00	00	00	00 0	9 00	00	00	00		
	10	rjmp	reset	Frequency Stop Watch	1.000 MHz 4.00 us	data	0x002D	00	00	00	00 0	00	00	00	00		2
	11	reset:		Registers	100 µ3	data	0x0036	00	00	00	00 0	00 6	00	00	00		· m
	12	ldi	A,128	Contegisters		data	0x003F	00	00	00	00 0	00	00	00	00		
	13	ldi	B,129	R00	0x00	data	0x0048	00	00	00	00 0	00	00	00	00		
	14	sub	A,B	R01 R02	0x00	data	0x0051	00	00	00	01 0	00	00	00	00		
->	15	brcs	underflow	R03	0x00	data	0x005A	00	00	00	ff Ø	3 35	00	00	00	ÿ.5	
	16	wait:		R04	0x00	data	0x0063	00	00	00	00 0	00	00	00	00		
	17	rjmp	wait	R05	0x00	data	0x006C	00	00	00	00 0	9 00	00	00	00		
	18	underflow:				data	0×0075	99	00	00	00 0	9 99	00	00	00		-
	19	rjmp	PC-1														

7.3.2 Unsigned Byte Multiplication with the MUL Instruction

The ATmega328P supports the MUL (Multiply Unsigned) Instruction. Any two registers (r0-r31) can be used as operands and are left unaffected as the product is placed in the register pair r1:r0. The instruction takes 2 clock cycles.

Single	ByteM	ultiplication.asm ×			
	1	/*	Processor		T T X
	2	 * SingleByteMultiplication.asm * Created: 8/19/2018 1:48:06 	Name	Value	Memory 1 T
	4	* Author: Chris Darcy	Program Counter Stack Pointer	0x00000004 0x08EE	Memory: data REGISTERS
	5	*/	X Register	0x0000	data 0x0000 80 40 00 00 00 00 00 00 00 €@ ^
	6	.def A=r16	Y Register	0x0000	data 0x0009 00 00 00 00 00 00 00 00 80 81€.
	8	.org 0x0000	Status Register	ITHSVNZC	data 0x0012 00 00 00 00 00 00 00 00 00 00 00 00
	9	rjmp reset	Cycle Counter	5	data 0x0024 00 00 00 00 00 00 00 00 00 00
	10	reset:	Stop Watch	5.00 µs	data 0x002D 00 00 00 00 00 00 00 00 00
	11	ldi A,128	Registers	Sector 1	data 0x0036 00 00 00 00 00 00 00 00 00
	12	Idi B,129	R00	0x80	data 0x003F 00 00 00 00 00 00 00 00 00 00
	14	wait:	R01	0x40	data 0x0051 00 00 00 01 00 00 00 00 00 00
\$	15	rjmp wait	R03	0x00	data 0x005A 00 00 00 ff 08 00 00 00 00ÿ
	16		R04	0x00	data 0x0063 00 00 00 00 00 00 00 00 00
	17		KUD	UXUU	data 0x006C 00 00 00 00 00 00 00 00 00 00
	10				

7.3.3 Signed Byte Multiplication with the MULS Instruction

In this example, the product of two negative operands yields a positive product that replaces the source operands,

Single	ByteSig	nedMultiplication.asm ×			
	1	/*	Processor		- + n x
	2	*	Name	Value	Memory1 - X
	4	* Created: 8/19/2018 2:07:28	Program Counter	0x0000005	Memory: data REGISTERS -
	5	* Author: Chris Darcy	Stack Pointer	0x08FF	data 0x0000 50 eb 00 00 00 00 00 00 00 Pë ^
	6	*/	X Register	0x0000	data 0x0009 00 00 00 00 00 00 00 50 ebPë
	7	.def A=r16	Z Register	0x0000	data 0x0012 00 00 00 00 00 00 00 00 00
	8	.def B=r17	Status Register	ITHSVNZC	data 0x001B 00 00 00 00 00 00 00 00 00
	9	.org 0x0000	Cycle Counter	6	data 0x0024 00 00 00 00 00 00 00 00 00 00
	10	rjmp reset	Frequency Stop Watch	1.000 MHz	data 0x002D 00 00 00 00 00 00 00 00 00
	11	reset:	B Pagistors	0.00 µs	data 0x0036 00 00 00 00 00 00 00 00 00
	12	ldi A,-5	Concepters		data 0x003F 00 00 00 00 00 00 00 00 00
	13	ldi B,0xF0	R00	0x50	data 0x0048 00 00 00 00 00 00 00 00 00
	14	mul A,B	R02	0x00	data 0x0051 00 00 00 01 00 00 00 00 00
	15	movw A,r0	R03	0x00	data 0x005A 00 00 00 ff 08 01 00 00 00ÿ
	16	wait:	R04	0x00	data 0x0063 00 00 00 00 00 00 00 00 00
->	17	rjmp wait	R05	0x00	data 0x006L 00 00 00 00 00 00 00 00 00

7.3.4 Byte Division See Algorithms: Byte Division

7.4 Arithmetic with Multi-Byte Operands

First, there are two dedicated word instructions for addition and subtraction that should be noted.

7.4.0 Two Dedicated Word Instructions: ADIW and SBIW

Two specialized arithmetic instructions are offered, primarily for the purpose of purpose of manipulating pointers (indices into arrays). Both adiw (add immediate to word) and sbiw (subtract immediate from word) apply a constant in the interval [0,63] to a register pair, r25:r24, r27:r26, r29:r28, or r31:r30.

In the following example, an 8x8 LED matrix image defining the letter 'A' is placed into program flash. The final column in each row of the matrix contains the number of set bits in the row. The assembly code below runs through the rows tallying the total number of set bits and placed the sum in r16 (total).

WordAddition	nwithImmedia	e.asm X												
7	.def	total = r16												
8	rjm	reset	Processor									- 🗆	×	
9	.org	0x0020	Name		Value									
10	matrix:		Program Counter	0x0000	0010B								*	
11	.DB	0,0,0,0,0,0,0,0	Stack Pointer	0x08FF	F									
12	.DB	0,0,0,1,0,0,0,1	X Register	0x0000)									
13	.DB	0,0,1,1,1,1,0,4	Z Register	0x0087	,								=	
14	.DB	0,1,1,0,0,1,1,4	Status Register		HSVN	ZC								
15	.DB	1,1,1,1,1,1,1,7	Cycle Counter	86										
16	.DB	1,1,0,0,0,1,1,4	Frequency	1.000	MHz									
17	.DB	1,1,0,0,0,1,1,4	Stop Watch	86.00 (μs									
18	.DB	1,1,0,0,0,1,1,4	Registers		Memory:	1								- = x
19	matrixEr	nd:	R00	0x00	Memory	data RE	GISTER	s			•			
20	.org	0x0100	R01	0x00	data (220000	00	00	00 00	00	00	00	00 00	
21	reset:		R02	0x00		00000	00	00		00	00	00	1- 04	
22	ldi	ZL, low(matrix<<1)	R04	0x00	data (0,0009	00	00		00	00	00	00 00	
23	ldi	ZH, high(matrix<<1)	R05	0x00	data (0X0012	00	00	00 00	00	00	00	00 00	
24	ldi	YL, low(matrixEnd<<1)	No.	100000000		010010	00	00		00	00	00	00 00	.t
25	adiv	Z.7				00024	00	00		00	00	00	00 00	
26	clr	total			data e	00020	00	00		00	00	00	00 00	
27	next:				data e	020036	00	00	00 00	00	00	00	00 00	
28	lom	r17.7			data e	0X003F	00	00	00 00	00	00	00	00 00	
29	add	total.r17			data e	0X0048	00	00	00 00	00	00	00	00 00	
30	adiv	Z.8			data e	00051	00	00	00 51	00	00	00	00 00	
31	cp	ZL.YL			data e	0X005A	00	00	00 11	08	00	00	00 00	y
32	brp	hold			data 6	0X0063	00	00	00 00	00	00	00	00 00	
33	rim	next			data 6	0X006C	00	00	00 00	00	00	00	00 00	
34	hold:				data P	1200/5	ИИ	ИИ	<u>111 115</u>	ИИ	ии	ии	ин ин	
35	rim	hold												

Lines 25 and 30 make use of the adiw instruction to point to the final column of each row.

Debugging Note. While in a debugging session, clicking in the leftmost gray column sets a breakpoint. Clicking again removes it. With a breakpoint set, you can select **Run to Cursor** from the Debug > Window Menu to see the net effect of executing the instructions in between.

3.4.1 Preparing Multi-Byte Operands

If we wish to perform arithmetic operations on integers greater than 255 special preparation must be undertaken to separate multi-byte operands into respective byte registers.

3.4.1.0 Applicable Byte Functions

The AVR Assembler recognizes the following set of convenient functions that return bytes separated from words and double words

- low (expression) returns the low byte of an expression
- high (expression) returns the high byte of an expression
- byte2 (expression) is the same as high
- byte3 (expression) returns the third byte of an expression
- byte4 (expression) returns the fourth byte of an expression

These functions are to be employed to separate operands into respective registers prior to perform arithmetic operations.

3.4.2 Adding Two Words

In this example, two 16-bit constants are defined as source operands (Lines 7 and 8), before separating those into two register pairs, A and B (Lines 17-20). The intent is to implement the assignment statement, B = A+B.

2	* Add1	woWords.	asm	Processor								- E	x				
з	*			Name	Valu	e											
456	* Cre * Au */	eated: 8/ ithor: Ch	/20/2018 3:24:28 PM mris Darcy	Program Counter Stack Pointer X Register	0x00000106 0x08FF 0x0000								-				
7	.set	opA = 6	x0404	Y Register	0x0000								Ξ				
8	.set	opB = 6	x0505	Z Kegister Status Register	000000												
9	.def	AL=r18		Cycle Counter	7	Memory 1											-
10	.def	AH=r19		Frequency	1.000 MHz	Manager	data DEC	TETE	00			_					
11	.def	BL=r20		Stop Watch	7.00 µs	iviemory:	data REC	JISTER	0			•		0.0			
12	.def	BH=r21		Registers		data 0	X0000	00	00	00	30 00	00	00	00	00		•••
13	.org	0x0000		R00	0x00	data 0	X0009	00	00	00	00 00	00 00	00	00	00		
14		rjmp	reset	R01	0x00	data 0	X0012	04	04	09	09 00		00	00	00		
15	.org	0x0100		R02	0x00	data 0	X001D	00	00	00			00	00	00		
16	reset:		1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	R04	0x00	data 0	20024	00	00	00		000	00	00	00		
17		ldi	AL, low(opA)	R05	0x00	data 0	×0020	00	00	00		00	00	00	00		
18		ldi	AH, high(opA)			data 0	VOOJO	00	90	00	aa a	1 00	90	90	90		
19		ldi	BL, low(opB)			data 0	v0018	00	90	00	aa a	1 00	00	99	99		
20		ldi	BH,high(opB)			data 0	×0051	99	00	00	a1 0	1 00	00	00	99		
21		add	BL,AL			data 0	v0051	00	90	00	FF a	3 00	90	00	99		
22		adc	BH,AH			data 0	×0063	90	00	00	20 00	00	00	00	99	· · · y ·	
23	hold:	rjmp	hold			data 0	×0060	90	00	00	20 00	1 00	00	00	99		
						uald U	VOOOC	00	00	00	00 00	, 00	00	00	00		

The Memory view confirms that after adding the low bytes of the operands with add instruction, followed by the addition of the high bytes of the operands with the adc instruction, the sum is correct (0x0909).

3.4.3 Subtracting Two Double Words

In this somewhat extreme example, the difference between two double-word (4-byte) operands is determined. Each of the operands opA and opB have their bytes separated into respective registers prior to implementing the equivalent of the assignment statement, A=A-B.

8 .set opA = 0x09090909 9 .set opB = 0x05050505 10 .def A1=r18 11 .def A2=r19	
9 .set opB = 0x05050505 Processor ▼ □ × 10 .def A1=r18 Name Value 11 .def A2=r19 Program Counter 0x0000010C	
10 .def A1=r18 Name Value 11 .def A2=r19 Program Counter 0x0000010C	
11 .def A2=r19 Program Counter 0x000010C	
12 .def A3=r20 Stack Pointer 0x08FF	
13 .def A4=r21 X Periter 0x0000	
14 .def B1=r22 7 Register 0x0000	
15 .def B2=r23 Status Register [][T][S][V] N[Z][C]	
16 .def B3=r24 Cycle Counter 13	
17 .def B4=r25 Frequency 1.000 MHz	
18 . org 0x0000 Stop Watch 13.00 µs	
19 rjmp reset Registers Memory1	▼ □ X
20 .org 0x0100 R00 0x00 Memory: data REGISTERS	
21 reset: R01 0x00 data 0x0000 00 00 00 00 00 00 00 00 00 00 00	
22 Idi A1, low(opA) NUZ 0000 data 0x0009 00 00 00 00 00 00 00 00 00	
23 1di A2,byte2(opA) R04 0x00 data 0x0012 04 04 04 04 05 05 05 06 00	
24 ldi A3,byte3(opA) R05 0x00 data 0x001B 00 00 00 00 00 00 00 00 00	
25 Idi A4, byte4(opA) data 0x0024 00 00 00 00 00 00 00 00 00	
26 ldi B1,low(opB) data 0x002D 00 00 00 00 00 00 00 00 00	
27 1di B2,byte2(opB) data 0x0036 00 00 00 00 00 00 00 00 00	
28 1di B3, byte3(opB) data 0x003F 00 0	
29 1di B4,byte4(opB) data 0x0048 00 00 00 00 00 00 00 00 00	
30 sub A1,B1 data 0x0051 00 00 00 01 00 00 00 00 00	
31 sbc A2,B2 data 0x005A 00 00 00 ff 08 00 00 00 00	ÿ
32 sbc A3,B3 data 0x0063 00 00 00 00 00 00 00 00 00	
33 sbc A4,B4 data 0x006C 00 00 00 00 00 00 00 00 00	
34 hold: rjmp hold	-

Lines 22 through 29 separate the double word. Starting with the lower byte pairs, perform the first subtraction with the sub instruction. If the result is negative, the Carry flag is set. This explains why the subsequent subtractions of the remaining byte pairs must be undertaken with the support of the sbc instruction.

3.4.4 Multiplying two Words with the MUL Instruction

MultiplyTwo	Words MultiplyTwoWords.asm	×						
1	/*			Processor			- □ ×	
2	* MultiplyTwoWords.	asm		Name	Value			
3	* Created: 8/21/20	18 11:00:48 AM		Program Counter	0x00000111			
4	* Author: Chris Da	rcy		Stack Pointer	0x08FF			
5	* Adapted from <u>htt</u>	ps://sites.goop	<pre>gle.com/site/avrasmintro</pre>	X Register	0x0000			
6	*/			Y Register	0x0000		E	
7	.def zero = R2		;To hold Zero	Status Register				
8	.def AL = R16		;To hold multiplicand	Cycle Counter	22			
9	.def AH = R17		;	Frequency	1.000 MHz			
10	.def BL = R18		;To hold multiplier	Stop Watch	22.00 µs			
11	.def BH = R19		;	Registers	Memory 1			- □ ×
12	.def ANS1 = R20		;LSB of 32-bit product	R00	0x00 Memory: dat	ta REGISTERS	•	
13	.def ANS2 = R21		;	R01	0x14 data 0x00	00 00 11 00	20 00 00 00 00 00	
14	.def ANS3 = R22		;	R02	0x00 data 0x00	09 00 00 00 00	00 00 00 00 00 00 00 00	PP
15	.def ANS4 = R23		;MSB of 32-bit product	RU3 R04	0x00 data 0x00	12 10 10 00 00	14 28 14 99 99 90	@@ (
16	.set multiplicand	$= 0 \times 5050$;AxB=0x5050 * 0x4040	R05	0x00 data 0x00	1B 00 00 00	A AA AA AA AA AA AA	ee(
17	.set multiplier =	0x4040	; =0x1428_1400		data 0x00	24 99 99 99 99	a aa aa aa aa aa aa	
18	.org 0x0000				data 0x00		a aa aa aa aa aa aa	
19	rjmp reset				data 0x00	36 00 00 00 00	a aa aa aa aa aa aa	
20	.org 0x0100				data 0x00	BE 00 00 00 00	a aa aa aa aa aa aa	
21	reset:				data 0x00	18 00 00 00 00	a aa aa aa aa aa aa	
22	ldi AL,low(m	ultiplicand)	;Load multiplicand int	O AH:AL	data 0x00	51 00 00 00 00	al aa aa aa aa aa	
23	ldi AH,high(multiplicand)	;		data 0x00	54 00 00 00 00	FF 08 00 00 00 00 00	
24	ldi BL,low(m	ultiplier)	;Load multiplier into	BH:BL	data 0x00	63 00 00 00 00		· · · y · · · · ·
25	ldi BH,high(multiplier)	;		data 0x00	60 00 00 00	00 00 00 00 00 00 00	
26	mul16x16:				data 0x00	75 00 00 00 00	A AA AA AA AA AA	+
27	clr zero	;50	et R2 to zero		ual a rixriri			
28	mul AH,BH	; Mu	ultiply high bytes AHxBH	1				
29	movw ANS4:ANS	3,r1:r0 ;Ma	ove two-byte result into	answer				

8 AALP: AVR Assembly Language Programming within the Arduino IDE

8.0 Inline Assembly

Within the Arduino IDE, there are a number of ways to embed assembly code within your Arduino C code. The AVR Inline Assembly Cookbook, dating from 2002, describes a highly cryptic technique that is far too cumbersome for my taste, but you may find it more to your liking:

http://www.nongnu.org/avr-libc/user-manual/inline_asm.html

Hats off to this guy who presents a tutorial making it more palatable:

https://ucexperiment.wordpress.com/2016/03/04/arduino-inline-assembly-tutorial-1/

The use of Special Function Register (SFR) macros allows one to access the registers by name rather than their memory-mapped addresses.

8.0.0 Blink

The technique below is perhaps the simplest.

```
1 // Purpose : Demonstrates the use of inline assembly to Blink pin 13
 2 // Author : C. D'Arcy
 3 // Date : 2017 10 13
 4 // Status : Working
 5 void setup() {
    asm (
 6
 7
     "ldi r16,0b00100000 \n"
                                 //prepare pin 13 (PB5) for output
     "sts 0x24,r16 \n"
 8
                                //do it
     "ldi r16,0b00100000 \n"
 9
                                //constant for setting pin 13 high
      "sts 0x25,r16 \n"
                                 //do it
10
11
    );
12 }
13 void loop() {
14
   delay(1000);
                                 //pause
15
    asm (
                          \n"
                                 //invert previous value of r16
16
      "com r16
17
      "sts 0x25,r16
                         \n"
                                 //toggle PORTB
18
     );
19
     }
```

8.0.1 Blink Without Delay

This tutorial documents one user's attempts to pursue inline assembly within the Arduino IDE:

http://rwf.co/dokuwiki/doku.php?id=smallcpus

The two files below are used in conjunction with the driver from Section 2.1.1





8.1 Pure Assembly

I found it too great a challenge develop pure assembly code within the Arduino IDE that mimicked the way I did it years ago within AVR Studio on PCs. PlatformIO appers to offer something very close on Macs so I'd like to give it a shot this year.

8.1.0 Blink

The pure assembly Blink sketch is provided as an example within the PlatformIO Project Samples.

🕡 main. S — C/Users/CHRISD=1/AppData/Local/Templatmelavr-assember-blink-11747-6324-oxjv3s.638m/aemi — Atom									
Ele Edit View Selection Find Packages Help PlatformIO									
	Project		PlatformIO Home	🗊 main.5					
~	> En Atomárchino	1	.equ RAMEND, 0x8ff					10	
			.equ SREG, 0x3f					Sa Same	
+	> ExampleOne		.equ SPL, 0x3d					100	
	> 🛅 Blink	4	.equ SPH, 0x3e					TENY	
Ê	> EnternuntGame		.equ PORTB, 0x05					11	
			.equ DDRB, 0x04					R	
8.	arduino-blink-11747-6324-19jorktjqar2akyb9		.equ PINB, 0x03					H	
87	✓ ■ atmelavr-assember-blink-11747-6324-oxjv3s.638mvaemi	B	1000 A						
	> 🖿 lb		.org 0						
卑	Y src		rjmp main						
	main.S		main:						
	aitianare		ldi r16.0 ; reset system	status					
0	Train and	14	out SREG, r16 ; init stac	k pointer					
	ldi r16,lo8(RAMEND)								
	 exact puppy exact puppy 		out SPL,r16						
		17	ldi r16,hi8(RAMEND)						
0	EEE KEADMErst	1.8	out SPH, r16						
~	> E PlatformlO								
	> 🛅 PlatformTest		ldi r16,0x20 ; set port	bits to output mode					
	v 🖿 ErrfSten		out DDRB,r16						
		22	cla at7						
~	C manc	34	mainloon:						
~	L] main.hex		eor r17.r16 : invert out	put bit					
	main.out		out PORTB, r17 ; write to	port					
/#⊑	₽⁄ Makefile	27	call wait ; wait some ti	ne					
	> E Second		rjmp mainloop ; loop for	even					
	> 🖿 October1								
Q	· · · ·	348.	wait:						
Platform	The D Project 0 V No Issues + X SYCV	c.niterr	14		CP UIP-8	Plain Text	[] 0 files	C) o upoates	¥.

Appendices

A Development Environments

A Development Environment (DE) consists of a suite of software applications that can run the entire range from converting a programmer's ideas to uploading and running the machine– executable version of those ideas to the target hardware platform or simulator. Tools could include a UML utility, compiler, linker, debugger, uploader, simulator, etc.

A.0 Integrated

An Integrated Development Environment (IDE) provides immediate access to the majority of development tools through and interactive interface.

A.0.0 Arduino IDE

https://www.arduino.cc/en/Main/Software



Due to its familiarity, our first few attempts at AVR Assembly language programming will be undertaken within this environment.

A.0.1 ATMEL Studio 7 (Windows)

http://www.atmel.com/Microsite/atmel-studio/

File Edit View VAssitX ASF Project Build Debug Tools Window Help Image: Image	De Example1 - AtmelStudio									
<pre>i i i i i i i i i i i i i i i i i i i</pre>	File Edit View VAssistX ASF Project Build Debug Tools Window Help									
Image: Solution Content in the solution is a solution in the solution in the solution is a solution in the solution in the solution is a solution in the solution in the solution in the solution is a solution in the solution in the solution in the solution is a solution in the solution in the solution in the solution is a solution in the solution in the solution in the solution is a solution in the solution in the solution in the solution is a solution in the solution in the solution in the solution is a solution in the solution in the solution in the solution in the solution is a solution in the solution in the solution in the solution is a solution in the solution.	🗄 🔂 🕶 🔁 🛃 🛛	i 🛐 🕈 🔁 🔜 📲 🎽 🔏 🐴 🤽 🤚 🕫 🖓 🗣 🖓 📲 🖳 🔛 🔛 🔛 Debug 🔹 📴 sam 🔹 😡 😤 🐼 👘								
Arduino Uno 	: 🛱 👼 📓 🗞 😚 🤤	0. 🖌 📫 =	: MI 🖬	121	63 93	📜 🐂 🖅 Hex 📑 - 📑 💯 🗔 🗉	1 🖾 🖪 🔤 🔛 🖂	6 - F ''		
ExampleL.ino ExampleL.ino ExampleL.ino X ExampleL.ino X Inop.if Inop.if Inop.if <td>Arduine Une</td> <td></td> <td>. 9</td> <td>: 0019</td> <td>- 10</td> <td></td> <td></td> <td></td> <td></td>	Arduine Une		. 9	: 0019	- 10					
ExampleLino ExampleLic.cpp Solution Explorer Properties P	: Arddino ono		8			1 -				
Loop.if	Example1.ino 🗙 Example	1b.ino E	Example1 c	.срр	Ŧ	Solution Explorer 🛛 👻 🕂 🗙	Properties	- ų	×	
14 (HLOH == HLGH) while(Serial.available()>0) Serial.read(); if (iCounter>10000) if (iCounter>10000) if (iCounter>10000) is showTextMessage(); iCounter=0; iCounter=1) iCounter=1) iCounter=1) iCounter=1) iCounter=1) iCounter=1) iCounter=1) iCounter iCounter iCounter iCounter iCounter iCounter iCounter iCounter iCounter iCoun	♦ loop.if	-	👂 if (iCou	nter>10000)	- CGo		Example1 Project Prop	erties	-	
while(Serial.available()>0) Serial.read(); if (iCounter>10000) { if (iCounter>10000) { iCounter=0; iCounter=1; iCou	1T (HIGH == HIGH	1)			ŧ	Solution 'Example1' (1 project) Example1 Example1 Dependencies				
Jerror Line Bud(); Dependencies if (iCounter>10000) Duput Files if (iCounter>10000) Disassembled with the sampled in o ishow TextMessage(); istampled in o istampled in o image budget in the sampled in o image budget in o image budget in o image budget in o imag	while(Seria.	L.available	e()>0)		*		A Micro Duild Statisti	-		
if (iCounter>10000) iif (iCounter>10000) if (iCounter>10000) iiif (iCounter>10000) ishowTextMessage(); iiif icounter=0; iCounter=0; icounter=0; iCounter=1) 9758 icounter=1) 9758 icounter=1) 9758 icounter=1) 9758 icounter=0; icounter=115200; output icounter=115200; icounter=1) icounter=1 icounter=1; icounter=115200; icounter=1; icounter=115200; icounter=1; icounter=115200; icounter=1; icounter=115200; icounter=1; icounter=115200; icounter=1; icounter=115200;	→ i++;	cau();					Disassembled View	Falce	-Â	
if (iCounter>10000) if (iCounter>20000) { iSounter=0; iCounter=0; iSounter=0; iCounter=0; iFampleLino iCounter=0; iFampleLino iCounter=0; iFampleLino iCounter=0; iFampleLino iCounter=0; iFampleLino iFampleLicon iFampleLino iFampleLicon iFampleLino iFampleLicon iFampleLino iFampleLicon iFampleLino iFampleLicon iFampleLicon if (iCounter+1) iFampleLino if (iCounter+1) if (iCounter+1) if (iCounter+1) if (iCounter+1) if (iCounter+1)					-	Output Files	Disassembly Switch	er		
{ showTextHessage(); iCounter=0 iCounter=0 icounter=0 icounter=1 icounter=1 ic	if (iCounter	r>10000)			E		Memory Usage Ren	od False		
Show lextnessage(); Example1.ino iCounter=0; icounter=0; icounter=1) 9758 icounter=1) 9758 icounter=0; icounter=0; icounter=0; icounter=0; <	{ 					Visual Micro	Micro Debug			
Job Weight Standing Contribution 100 % Image Standing Example1 [Expressions on COM8 × Example1 c.h Name Data Example1 [Expressions on COM8 × Image Standing Name Data Example1 into kine 14 character Arduin oshared usb debug demo Arduin oshared usb debug demo Arduin oshared usb debug demo Arduin oshared usb debug demo Arduin oshared usb debug demo Imilis() 23424 Statu P Statu P To Source Show output from: Micro Debug Trace Image Statu P Statu P To Source Next message count down 7. The value of 1 in my example is 60000 and millis() is 22760 Statup Delay or Dtr 00:55:44.431 Example1b.ino, line 1 character 1 (10000+Counter+1) = 7 is 60000 0:55:44.431 Example1b.ino, line 1 character 1 (10000+Counter+1) = 7 is 60000 0:55:44.431 Example1b.ino, line 1 character 1 (10000+Counter+1) = 7 is 60000 0:55:44.431 Example1b.ino, line 1 character 1 (10000+Counter+1) = 7 is 60000 0:55:44.431 Example1b.ino, line 1 character 1 (Image Statu P Message 0:55:44.431 Example1b.ino, line 1 character 1 (Image Statu P Message) 0:55:44.431 Example1b.ino, line 1 character 1 (Image Statu P Message)	iCounter	message()	;			Example1.ino	(Enable Debugging)	Full	Ξ	
100 % Image: Champled chyp 100 % Image: Champled chyp Inc. Disabled Breakpoi False Name Data Hex Min Name Data Exampled inco. Ine 14 character Image: Champled chyp Arduino shared usb debug demo Arduino shared usb debug demo Arduino shared usb debug demo Arduino shared usb debug demo Arduino shared usb debug demo Remote Pin RX Remote Pin TX Remote Pin TX Remote Debug Trace Image: Counter of the my example is 60000 and millis() is 22760 Output Show output from: Mine 1 character 1 (10000-iCounter+1) = 7 i = 60000 Startup Delay (ms) O Next message count down 7. The value of i in my example is 60000 and millis() is 22760 Startup Message Startup Wessage 00:55:44.431 Example1b.ino, line 1 character 1 (10000-iCounter+1) = 7 i = 60000 Imagee: Throtte (ms) O Imagee: Throtte (ms) O Wext message count down 7. The value of i in my example is 60000 and millis() is 22760 Imagee: Throtte (ms) O Imagee: Throtte (ms) O Image: Throtte message count down 7. The value of i i my example is 600000 and millis() Throtte (ms) O Imagee: Throtte (ms) O Image: Throtte message count down 7.	}					Example1 c cnn	False			
100 % Mame Data Hex Min Max Serial COM8 Inc. Disabled Breakpoi False Name Data Hex Min Max Serial COM8 Inc. Disabled Breakpoi False Name Data Hex Min Max Serial COM8 Inc. Disabled Breakpoi False Name Data Hex Min Max Serial COM8 Inc. Disabled Breakpoi False Nume Data Hex Min Max Serial COM8 Inc. Disabled Breakpoi False Nume Data Hex Min Max Serial COM8 Inc. Disabled Breakpoi False Nume Data Hex Min Max Serial CoM8 Inc. Disabled Breakpoi False (10000-iCounter+1) 9758 261e 2 9758 Arduino shared usb debug demo Inc. Disabled Breakpoi Remote Pin TX Remote Pin TX Remote Port Min Output The count of the may compter 13 Statup Delay (ms) 0 Statup Delay (ms) 0 Show output from: Micro Debug Trace Inc. Disa					*	Example1c.h Example1c.h Inc. Disabled Breakpoint	Milliseconds			
Example1 Expressions on COM8 × Serial COM8 Imp To Source False Name Data Hex Min Max Example1 ino, ine 14 character Imp To Source False Imp To Source False Local Port Imp To Source False Local Speed Remote Pin RX Remote Pin RX Remote Pin RX Remote Pin RX Remote Pin RX Remote Pin RX Remote Port Remote Port Remote Port Remote Port Remote Port Remote Port Show output from: Micro Debug Trace Imp To Source Next message count down 7. The value of 1 in my example is 60000 and millis() is 22760 Startup Delay or Dtr True 00:55:44.431 Example1b.ino, line 1 character 1 (10000-icounter+1) = 7 is 60000 False Throttle (ms) O Throttle (ms) To the current project configuration. This is a duplicate	100 % - 4	- m		ik .	•		noi False			
Name Data Hex Min Max Serial COM8 Image: Complet Lino, Line 14 character Local Port Complet Lino, Line 14 character Image: Complet Li	Example1 Expressions on ($COM8 \times$					Jump To Source	False		
Comple Line, Ine 14 character Inex	Name	Data	Her	Min	Max	Serial COM8 🛛 👻 부 🗙	Local Port	1.2.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1		
1 Arduino shared usb debug demo Arduino shared usb	Example1 ino. line 14 characte	y	1104	10001	1-144	- 🔜 📰	Local Speed			
(100004Counter+1) 9758 261e 2 9758 Anduino shared usb debug demo Arduino shared usb debug demo Arduino shared usb debug demo Remote Pin TX i 60250 eb5a 250 60250 millis() 23424 5b80 331 23424 Output Image: Connect IDtr IC Clear I15200 Remote Pin TX Show output from: Micro Debug Trace Image: Connect IDtr IC Clear I152() IS 12070 Next message count down 7. The value of I in my example is 60000 and millis() is 22760 Startup Delay on Dtr Image: Size 44.431 Example1b.ino, line 1 character 1 (10000-iCounter+1)= 7 Feror List E. Find Results I Output	1.					Arduino shared ush debug demo	Remote Pin RX			
i 60250 eb5a 250 60250 millis() 23424 5b80 331 23424 Output Image: Connect IDtr I Clear I15200 Remote Port Output Image: Connect IDtr I Clear I15200 Remote Speed Show output from: Micro Debug Trace Image: Connect IDtr I Clear I152() IS 12070 Startup Delay (ms) 00:55:44.415 Example1.ino, line 14 character 1 (10000-iCounter+1)= 7 60000 Next message count down 7. The value of i in my example is 60000 and millis() is 22760 Image: Clear III Clear IIII Clear IIIII Clear IIIII Clear IIII Clear IIIII Clear IIIII Clear IIIII Clear IIIII Clear IIIII Clear IIIII Clear IIIIII Clear IIIII Clear IIIII Clear IIIIIIII Clear IIIII Clear IIIIIIII Clear IIIIIIIIIII Clear IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	(10000-iCounter+1) 9758 261e 2 9758		9758	Arduino shared usb debug demo Remote Pin T						
millis() 23424 5680 331 23424 	1	60250	eb5a	250	60250	Arduino shared usb debug demo 🗌 🛛 Remote Po				
Output Image: Connect Intervalue of Inte	millis()	23424	5b80	331	23424		Remote Speed			
Output Image: Startup Delay (ms) Startup Delay (ms) Startup Delay (ms) Startup Delay or Dtr True Show output from: Micro Debug Trace Image: Startup Delay (ms) Startup Delay or Dtr True 00:55:44.415 Example1.ino, line 14 character 1 (10000-iCounter+1)= 7 i= 60000 Startup Wait False Next message count down 7. The value of i in my example is 60000 and millis() is 22760 Image: Startup Wait False 00:55:44.431 Example1b.ino, line 1 character 1 Image: Startup Wait False Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 With the false Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 Image: Startup Counter 40000 <td< td=""><td>Convertes.</td><td></td><td></td><td></td><td></td><td>🔽 Connect 🔲 Dtr 🔽 Clear 💌 115200 👻</td><td>Remote Transport</td><td></td><td></td></td<>	Convertes.					🔽 Connect 🔲 Dtr 🔽 Clear 💌 115200 👻	Remote Transport			
Show output from: Micro Debug Trace Image: Control upped to the startup Debug to thebug to thebug to thebug to the startup Debug to the s	0.15	_	_	_			Startup Delay (ms)	0		
Show output from: Micro Debug Trace Startup Message 00:55:44.415 Example1:ino, line 14 character 1 (10000-iCounter+1)= 7 i= 66000 Startup Wait False Next message count down 7. The value of i in my example is 60000 and millis() is 22760 Throttle (ms) 0 00:55:44.431 Example1b.ino, line 1 character 1 (Interpreter) False With the startup Message Startup Message Startup Wait False With the startup Message Startup Message Startup Wait False With the startup Message Startup Message Startup Wait False With the startup Message Startup Message Startup Message Startup Message With the startup Message Startup Message Startup Message Startup Message With the startup Message Startup Message Startup Message Startup Message With the startup Message Startup Message Startup Message Startup Message With the startup Message Startup Message Startup Message Startup Message With the startup Message Startup Message Startup Message Startup Message With the startup Message Startup Message	Output					• 4 X	Startup Delay or Dtr	True		
00:55:44.415 Example1.ino, line 14 character 1 (10000-iCounter1)= 7 i= 60000 Startup Wait False Next message count down 7. The value of i in my example is 60000 and millis() is 22760 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 00:55:44.431 Example1b.ino, line 1 character 1 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 60000 Image: Counter1 = 7 i= 7	Show output from: Micro Debug Trace 🔹 🖓 🐙 🤰 🛣 Startup Message									
Next message count down 7. The value of i in my example is 60000 and millis() is 22760 00:55:44.431 Example1b.ino, line 1 character 1 (Enable Debugging) Switch on debugging for the current project configuration. This is a duplicate	00:55:44.415 Example1.ino, line 14 character 1 (100					000-iCounter+1)= 7 i= 60000 i	Startup Wait	False		
00:55:44.431 Example1b.ino, line 1 character 1 (Enable Debugging) Switch on debugging for the current project configuration. This is a duplicate	Next message count down 7. The value of i in my example				ny example	is 60000 and millis() is 22760	Throttle (ms)	0	*	
Switch on debugging for the current project configuration. This is a duplicate	00:55:44.431 Example1b.ino, line 1 character 1 (Enable Debugging)									
Project configuration. This is a duplicate			ĵ.				Switch on debugging fo	or the current		
	🔒 Error List 🗮 Find Res	ults 1 🗐 Ou	itout				project configuration. T	his is a duplicate		

A.0.2 Crosspack (Mac)

https://www.obdev.at/products/crosspack/index.html

A.O.3 Atom and PlatformIO (Cross-Platform)

Ethan Peterson (ACES '18) brought this IDE to my attention and, to my mind, since it's the closest match to AVR Studio for the Mac, we'll use it for most of our investigations.

A.O.4 WinAVR (Windows) http://winavr.sourceforge.net/

A.0.5 AVR-Eclipse

http://avr-eclipse.sourceforge.net/wiki/index.php/The AVR GCC Toolchain

ROYAL ST. GEORGE'S COLLEGE DESIGN ENGINEERING STUDIO

A.1 Standalone

Default ASCII text editors (Mac:TextEdit-Plain Text; Windows:Notepad) can be used to edit your code code.

A.1.0 TextMate (Mac)

The' missing' Mac Editor: <u>https://macromates.com/</u>

A.1.1 Notepad++(Windows)

Useful programming enhancements to Notepad can be found in Notepad++ at https://notepad-plus-plus.org/

A.1.2 Programmers Notepad (Windows) http://www.pnotepad.org/

B Software: GNU Toolchain

Our study of AVR Assembly Language will make use of the Free Software Foundation's open source GNU Compiler Collection (GCC). Within this broad project, tools are provided for a number of target platforms. Consult the link below for an overview of the toolchain available for the AVR family of microcontrollers:

http://www.nongnu.org/avr-libc/user-manual/overview.html

B.0 GCC

"GCC focuses on translating a high-level language to the target assembly only. AVR GCC has three available compilers for the AVR: C language, C++, and Ada. The compiler itself does not assemble or link the final code.

GCC is also known as a "driver" program, in that it knows about, and drives other programs seamlessly to create the final output. The assembler, and the linker are part of another open source project called GNU Binutils. GCC knows how to drive the GNU assembler (gas) to assemble the output of the compiler. GCC knows how to drive the GNU linker (ld) to link all of the object modules into a final executable.

The two projects, GCC and Binutils, are very much interrelated and many of the same volunteers work on both open source projects.

When GCC is built for the AVR target, the actual program names are prefixed with "avr-". So the actual executable name for AVR GCC is: avr-gcc. The name "avr-gcc" is used in documentation and discussion when referring to the program itself and not just the whole AVR GCC system.

See the GCC Web Site and GCC User Manual for more information about GCC."

B.1 GNU Binutils

"The name GNU Binutils stands for "Binary Utilities". It contains the GNU assembler (gas), and the GNU linker (ld), but also contains many other utilities that work with binary files that are created as part of the software development toolchain.

Again, when these tools are built for the AVR target, the actual program names are prefixed with "avr-". For example, the assembler program name, for a native assembler is "as" (even though in documentation the GNU assembler is commonly referred to as "gas"). But when built for an AVR target, it becomes "avr-as"."

B.1.0 avr-as

The assembler. The online reference can be found here:

https://sourceware.org/binutils/docs-2.19/as/

B.1.1 avr-ld

The linker.

B.2 avr-libc

"GCC and Binutils provides a lot of the tools to develop software, but there is one critical component that they do not provide: a Standard C Library.

There are different open source projects that provide a Standard C Library depending upon your system time, whether for a native compiler (GNU Libc), for some other embedded system (newlib), or for some versions of Linux (uCLibc). The open source AVR toolchain has its own Standard C Library project: avr-libc.

AVR-Libc provides many of the same functions found in a regular Standard C Library and many additional library functions that is specific to an AVR. Some of the Standard C Library functions that are commonly used on a PC environment have limitations or additional issues that a user needs to be aware of when used on an embedded system.

AVR-Libc also contains the most documentation about the whole AVR toolchain."

B.3 Building Software

"Even though GCC, Binutils, and avr-libc are the core projects that are used to build software for the AVR, there is another piece of software that ties it all together: Make. GNU Make is a program that makes things, and mainly software. Make interprets and executes a Makefile that is written for a project. A Makefile contains dependency rules, showing which output files are dependent upon which input files, and instructions on how to build output files from input files.

Some distributions of the toolchains, and other AVR tools such as MFile, contain a Makefile template written for the AVR toolchain and AVR applications that you can copy and modify for your application.

See the GNU Make User Manual for more information."

B.4 AVRDUDE

"After creating your software, you'll want to program your device. You can do this by using the program AVRDUDE which can interface with various hardware devices to program your processor. AVRDUDE is a very flexible package. All the information about AVR processors and various hardware programmers is stored in a text database. This database can be modified by any user to add new hardware or to add an AVR processor if it is not already listed ROYAL ST. GEORGE'S COLLEGE Advanced Computer Engineering School

C AVR Assembly Reference

The 8-bit AVR Instruction Set (AVRIS) is detailed in the following pdf:

http://mail.rsgc.on.ca/~cdarcy/Datasheets/doc0856.pdf

C.O Status Register (Flags), Register and Instruction Operands

(Included) Can be found on pp.1-2 of the <u>AVRIS</u>.

C.1 Program and Addressing Modes

(Included) Can be found on pp.3-10 of the AVRIS.

C.2 Register (GP, I/O & Extended I/O) Summary

(Included) Can be found on pp.9-12 of <u>http://mail.rsgc.on.ca/~cdarcy/Datasheets/ATmega328PSummary.pdf</u>

C.3 Frequently Used AVR-as Directives

Directives, like many other features, are assembler-dependent (AVRASM vs AVR-as). Since we're using AVR-as the applicable assembler directives can be found here: <u>https://sourceware.org/binutils/docs-2.19/as/Pseudo-Ops.html#Pseudo-Ops</u>

C.4 Interrupt Vector Table

VectorNo.	Program Address	Source	Interrupt Definition
1	0x0000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset
2	0x0002	INTO	External Interrupt Request 0
3	0x0004	INT1	External Interrupt Request 1
4	0x0006	PCINT0	Pin Change Interrupt Request 0
5	0x0008	PCINT1	Pin Change Interrupt Request 1
6	0x000A	PCINT2	Pin Change Interrupt Request 2
7	0x000C	WDT	Watchdog Time-out Interrupt
8	0x000E	TIMER2 COMPA	Timer/Counter2 Compare Match A
9	0x0010	TIMER2 COMPB	Timer/Counter2 Compare Match B
10	0x0012	TIMER2 OVF	Timer/Counter2 Overflow
11	0x0014	TIMER1 CAPT	Timer/Counter1 Capture Event
12	0x0016	TIMER1 COMPA	Timer/Counter1 Compare Match A
13	0x0018	TIMER1 COMPB	Timer/Coutner1 Compare Match B
14	0x001A	TIMER1 OVF	Timer/Counter1 Overflow
15	0x001C	TIMER0 COMPA	Timer/Counter0 Compare Match A
16	0x001E	TIMER0 COMPB	Timer/Counter0 Compare Match B
17	0x0020	TIMER0 OVF	Timer/Counter0 Overflow
18	0x0022	SPI, STC	SPI Serial Transfer Complete
19	0x0024	USART, RX	USART Rx Complete
20	0x0026	USART, UDRE	USART, Data Register Empty
21	0x0028	USART, TX	USART, Tx Complete
22	0x002A	ADC	ADC Conversion Complete
23	0x002C	EE READY	EEPROM Ready
24	0x002E	ANALOG COMP	Analog Comparator
25	0x0030	TWI	2-wire Serial Interface
26	0x0032	SPM READY	Store Program Memory Ready

12.4 Interrupt Vectors in ATmega328 and ATmega328P

Table 12.6 Reset and Interrupt Vectors in ATmena328 and ATmena328P

Programming" on page 283. 2. When the IVSEL bit in MCUCR is set, Interrupt Vectors will be moved to the start of the Boot Flash Section. The address of each Interrupt Vector will then be the address in this table addret to the start address of the Boot Flash Section.

Table 12-7 on page 66 shows reset and Interrupt Vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are not used, and

C.5 Instruction Set

Be the first to clip this slide								
Atmega328P Instruction Types								
Instruction Type	No. of Instructions							
Arithmetic	17							
Shift and Rotate	5							
Bit-wise Operations	12							
Compare Operations	4							
Branching	27							
Subroutine Calls	6							
I/O Instructions	6							
Moving Data	29							
SREG Bit Operations	18							
Program Memory Instructions	11							
MCU Control Instructions	6							
Total	141							
	· · · · · · · · · · · · · · · · · · ·							
R S Ananda Murthy Assembler Programming of Atmega328P								

C.5.0 Summary of Instructions

(Included) Can be found on pp.13-15 of:

http://mail.rsgc.on.ca/~cdarcy/Datasheets/ATmega328PSummary.pdf

C.5.1 Detailed Instruction Set

See pages 11-157 of http://mail.rsgc.on.ca/~cdarcy/Datasheets/doc0856.pdf